Method to detect blocker signals in interleaved analog-to-digital converters

US10218372B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-10218372-B1
Application numberUS-201815939257-A
CountryUS
Kind codeB1
Filing dateMar 28, 2018
Priority dateMar 28, 2018
Publication dateFeb 26, 2019
Grant dateFeb 26, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A time-skew adjustment circuit includes an input to receive a series of samples of an input signal from a plurality of channels of an interleaved ADC. A first subtractor calculates distances between consecutive samples in the received series of samples, and a plurality of average circuit code and a plurality of memory banks to calculate a plurality of first average distance, each corresponding to an average of the distance between consecutive samples from a respective pair of channels of the interleaved ADC. Time-skew detection circuitry calculates respective time skews between each of the pairs of channels by comparing each of the first average distances with an average of the distances between consecutive samples from the plurality of channels. Divergence control circuitry determines an accuracy of the time skews based at least in part on the first average distances and a Nyquist zone associated with the input signal.

First claim

Opening claim text (preview).

What is claimed is: 1. A time-skew adjustment circuit, comprising: an input to receive a series of samples of an input signal from a plurality of channels of an interleaved analog-to-digital converter (ADC); a first subtractor to calculate distances between consecutive samples in the received series of samples; a plurality of averaging circuits to calculate a plurality of first average distances, wherein each of the first average distances corresponds to an average of the distance between consecutive samples from a respective pair of channels of the interleaved ADC; time-skew detection circuitry to calculate respective time skews between each of the pairs of channels by comparing each of the first average distances with an average of the distances between consecutive samples from the plurality of channels; and divergence control circuitry to determine an accuracy of the time skews based at least in part on the first average distances and a Nyquist zone associated with the input signal. 2. The time-skew adjustment circuit of claim 1 , further comprising: a calibration loop controller to selectively apply a timing offset to one or more channels of the interleaved ADC based at least in part on the time skews. 3. The time-skew adjustment circuit of claim 2 , wherein the divergence control circuitry is configured to: determine the accuracy of the time skew calculated for a first pair of channels of the interleaved ADC based at least in part on a first timing offset applied by the calibration loop controller to at least one of the channels in the first pair. 4. The time-skew adjustment circuit of claim 3 , wherein the divergence control circuitry is further configured to: calculate a change in the first average distance for the first pair of channels in response to the first timing offset; and determine the accuracy of the time skew calculated for the first pair of channels based at least in part on a polarity of the change in the first average distance for the first pair of channels. 5. The time-skew adjustment circuit of claim 4 , wherein the divergence control circuitry is further configured to: determine the Nyquist zone associated with the input signal based at least in part on the polarity of the change in the first average distance for the first pair of channels. 6. The time-skew adjustment circuit of claim 4 , wherein the divergence control circuitry is further configured to: determine an expected polarity of change in the first average distance, in response to the first timing offset, based at least in part on the Nyquist zone associated with the input signal; and compare the polarity of the change in the first average distance with the expected polarity of change. 7. The time-skew adjustment circuit of claim 6 , wherein the expected polarity of change corresponds to a first polarity when the input signal is associated with an odd Nyquist zone, and wherein the expected polarity of change corresponds to a second polarity when the input signal is associated with an even Nyquist zone. 8. The time-skew adjustment circuit of claim 6 , wherein the expected polarity of change corresponds to a reduction in the first average distance when the input signal is associated with an odd Nyquist zone, and wherein the expected polarity of change corresponds to an increase in the first average distance when the input signal is associated with an even Nyquist zone. 9. The time-skew adjustment circuit of claim 6 , wherein the divergence control circuitry is further configured to: suspend an operation of the interleaved ADC when the polarity of the change in the first average distance is not the same as the expected polarity of change. 10. The time-skew adjustment circuit of claim 6 , wherein the divergence control circuitry is further configured to: prevent the calibration loop controller from applying the timing offset to one or more channels of the interleaved ADC when the polarity of the change in the first average distance is not the same as the expected polarity of change. 11. A method, comprising: receiving a series of samples of an input signal from a plurality of channels of an interleaved analog-to-digital converter (ADC); calculating distances between consecutive samples in the received series of samples; calculating a plurality of first average distances, wherein each of the first average distances corresponds to an average of the distance between consecutive samples from a respective pair of channels of the interleaved ADC; calculating respective time skews between each of the pairs of channels by comparing each of the first average distances with an average of the distances between consecutive samples from the plurality of channels; and determining an accuracy of the time skews based at least in part on the first average distances and a Nyquist zone associated with the input signal. 12. The method of claim 11 , further comprising: selectively applying a timing offset to one or more channels of the interleaved ADC based at least in part on the time skews. 13. The method of claim 12 , wherein the determining comprises: determining the accuracy of the time skew calculated for a first pair of channels of the interleaved ADC based at least in part on a first timing offset applied to at least one of the channels in the first pair. 14. The method of claim 13 , wherein the determining further comprises: calculating a change in the first average distance for the first pair of channels in response to the first timing offset; and determining the accuracy of the time skew calculated for the first pair of channels based at least in part on a polarity of the change in the first average distance for the first pair of channels. 15. The method of claim 14 , further comprising: determining the Nyquist zone associated with the input signal based at least in part on the polarity of the change in the first average distance for the first pair of channels. 16. The method of claim 14 , wherein the determining further comprises: determining an expected polarity of change in the first average distance, in response to the first timing offset, based at least in part on the Nyquist zone associated with the input signal; and comparing the polarity of the change in the first average distance with the expected polarity of change. 17. The method of claim 16 , wherein the expected polarity of change corresponds to a first polarity when the input signal is associated with an odd Nyquist zone, and wherein the expected polarity of change corresponds to a second polarity when the input signal is associated with an even Nyquist zone. 18. The method of claim 16 , wherein the expected polarity of change corresponds to a reduction in the first average distance when the input signal is associated with an odd Nyquist zone, and wherein the expected polarity of change corresponds to an increase in the first average distance when the input signal is associated with an even Nyquist zone. 19. The method of claim 16 , further comprising: suspending an operation of the interleaved ADC when the polarity of the change in the first average distance is not the same as the expected polarity of change. 20. The method of claim 16 , further comprising: preventing the calibration loop controller from applying the timing offset to one or more channels of the interleaved ADC when the polarity of the change in the first average distance is not the same as the expected polarity of change.

Assignees

Inventors

Classifications

  • by averaging out the errors, e.g. using sliding scale · CPC title

  • of phase error, e.g. jitter · CPC title

  • H03M1/1023Primary

    Offset correction (H03M1/1019 takes precedence; removal of offset already present on the analogue input signal H03M1/1295) · CPC title

  • H03M1/1215Primary

    using time-division multiplexing · CPC title

  • H03M1/0624Primary

    by synchronisation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10218372B1 cover?
A time-skew adjustment circuit includes an input to receive a series of samples of an input signal from a plurality of channels of an interleaved ADC. A first subtractor calculates distances between consecutive samples in the received series of samples, and a plurality of average circuit code and a plurality of memory banks to calculate a plurality of first average distance, each corresponding …
Who is the assignee on this patent?
Xilinx Inc
What technology area does this patent fall under?
Primary CPC classification H03M1/1023. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 26 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).