Differential amplifier, receiver, and circuit

US10218323B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10218323-B2
Application numberUS-201515521736-A
CountryUS
Kind codeB2
Filing dateOct 20, 2015
Priority dateNov 7, 2014
Publication dateFeb 26, 2019
Grant dateFeb 26, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A differential amplifier which does not have an effect of noise resistance deterioration, waveform distortion, and a lower bandwidth while having a wide input range is realized. The differential amplifier does not cause deterioration in a signal quality due to an increase in an input load, and it is not necessary to additionally provide a configuration for generating a reference voltage. The differential amplifier includes a differential amplification circuit and an output circuit for amplifying and outputting a differential output from the differential amplification circuit. The differential amplification circuit includes a first conductive type first differential pair which supplies output currents according to a positive phase input signal and a reverse phase input signal to the output circuit, a second conductive type second differential pair which supplies output currents according to a positive phase input signal and a reverse phase input signal to the output circuit, a detector which detects an operation state of a differential pair, and an alternative current supplying circuit which supplies an alternative current for the output current of the differential pair which has been turned off to the output circuit.

First claim

Opening claim text (preview).

The invention claimed is: 1. A differential amplifier, comprising: a differential amplification circuit; and an output circuit configured to amplify a differential output from the differential amplification circuit and output the amplified differential output, wherein the differential amplification circuit includes a first conductive type first differential pair configured to supply output currents according to a positive phase input signal and a reverse phase input signal to the output circuit, a second conductive type second differential pair configured to supply output currents according to a positive phase input signal and a reverse phase input signal to the output circuit, a detector configured to detect an operation state of the first conductive type first differential pair, and an alternative current supplying unit configured to supply an alternative current for the output current of the second conductive type second differential pair which has been turned off to the output circuit. 2. The differential amplifier according to claim 1 , wherein a load transistor included in the output circuit is replaced with a resistance element. 3. The differential amplifier according to claim 1 , wherein inverter circuits having feedback resistors are connected in series at a post stage of the output circuit. 4. The differential amplifier according to claim 1 , wherein a source of a first transistor element, included in at least one of the first conductive type first differential pair or the second conductive type second differential pair, is connected to a first power supply terminal via a current source including a second transistor element, the detector includes a third transistor element having a same conductive type as the first transistor element, the third transistor element of the detector is connected between a node between the source of at least one of the first conductive type first differential pair or the second conductive type second differential pair and a current source and a second power supply terminal in a state where the source of the first transistor element is directed to the node, and the alternative current supplying unit is configured to supply a current obtained by replication of a current flown in the third transistor element of the detector to the output circuit as the alternative current by using a current mirror circuit. 5. The differential amplifier according to claim 1 , wherein the detector and the alternative current supplying unit include first transistor elements connected to respective second transistor elements included in at least one of the first conductive type first differential pair or the second conductive type second differential pair in parallel, and a transistor element of the first transistor elements has a same conductive type as a transistor element of the second transistor elements, and a bias voltage is applied to a gate of the transistor element. 6. A receiver, comprising: a differential amplifier including a differential amplification circuit, wherein the differential amplifier is configured to amplify an input signal; and an output circuit configured to: amplify a differential output from the differential amplification circuit, output the amplified differential output, wherein the differential amplification circuit includes a first conductive type first differential pair configured to supply output currents according to a positive phase input signal and a reverse phase input signal to the output circuit, a second conductive type second differential pair configured to supply output currents according to a positive phase input signal and a reverse phase input signal to the output circuit, a detector configured to detect an operation state of the first conductive type first differential pair, and an alternative current supplying unit configured to supply an alternative current for the output current of the second conductive type second differential pair which has been turned off to the output circuit. 7. A circuit, comprising: a differential amplification circuit; and an output circuit configured to amplify a differential output from the differential amplification circuit and output the amplified differential output, wherein the differential amplification circuit includes a first conductive type first differential pair configured to supply output currents according to a positive phase input signal and a reverse phase input signal to the output circuit, a second conductive type second differential pair configured to supply output currents according to a positive phase input signal and a reverse phase input signal to the output circuit, a detector configured to detect an operation state of the first conductive type first differential pair, and an alternative current supplying unit configured to supply an alternative current for the output current of the second conductive type second differential pair which has been turned off to the output circuit.

Assignees

Inventors

Classifications

  • Folded cascode stages · CPC title

  • using IC blocks as the active amplifying circuit · CPC title

  • Circuits · CPC title

  • Differential amplifier with circuit arrangements to enhance the transconductance · CPC title

  • Selecting one or more amplifiers from a plurality of amplifiers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10218323B2 cover?
A differential amplifier which does not have an effect of noise resistance deterioration, waveform distortion, and a lower bandwidth while having a wide input range is realized. The differential amplifier does not cause deterioration in a signal quality due to an increase in an input load, and it is not necessary to additionally provide a configuration for generating a reference voltage. The di…
Who is the assignee on this patent?
Sony Corp
What technology area does this patent fall under?
Primary CPC classification H03F3/45233. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 26 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).