Electronically switchable diplexer

US10200031B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10200031-B2
Application numberUS-201615230200-A
CountryUS
Kind codeB2
Filing dateAug 5, 2016
Priority dateApr 15, 2016
Publication dateFeb 5, 2019
Grant dateFeb 5, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronically switchable diplexer (200), especially an electronically switchable diplexer (200) with low video crosstalk, comprises a low-pass terminal (210), a terminal (220) for feeding in a first control signal, a common terminal (230), a high-pass terminal (240), and a terminal (250) for feeding in a second control signal, wherein the low-pass path of the diplexer (200) operates down to DC (direct current).

First claim

Opening claim text (preview).

What is claimed is: 1. A diplexer with a first terminal for a first RF signal ( 110 low pass) connected via a first transmission path to a common terminal ( 130 ), a second terminal for a second RF signal ( 140 high pass) connected via a second transmission path to the common terminal ( 130 ), wherein the first transmission path is connected to a ground potential via a first switching element (diode 173 ), which has no galvanic connection to the common terminal ( 130 ), wherein the second transmission path is connected to the ground potential via a second switching element (diode 181 ), which has no galvanic connection to the common terminal ( 130 ), wherein the switching elements are semiconductor devices (diodes 173 and 181 ), wherein the first transmission path comprises a transmission line, and wherein a connection point between the first terminal and the transmission line is connected to the first switching element via a first capacitor. 2. The diplexer according to claim 1 , wherein the first switching element has no galvanic connection to the first terminal or the second terminal. 3. The diplexer according to claim 1 , wherein the second switching element has no galvanic connection to the first terminal or the second terminal. 4. The diplexer according to claim 1 , wherein the side of the first capacitor, which is not connected to the first transmission path, is connected to the first switching element and wherein the first switching element is biased with a first control signal. 5. The diplexer according to claim 1 , wherein the first transmission path comprises a transmission line and wherein a connection point between the first terminal and the transmission line is connected to the first switching element via a first capacitor and a second capacitor. 6. The diplexer according to claim 5 , wherein the side of the second capacitor, which is not connected to the first capacitor, is connected to the first switching element and wherein the first switching element is biased with a first control signal. 7. The diplexer according to claim 5 , wherein a connection point between the first capacitor and the second capacitor is connected to the ground potential via a resistor, an inductor, a transmission line or a combination thereof. 8. The diplexer according to claim 5 , wherein multiple capacitors are connected between the connection point and the first switching element. 9. The diplexer according to claim 5 , wherein the side of the last capacitor which is not connected to another capacitor and is not connected to the first transmission path, is connected to the first switching element, and wherein the first switching element is biased with a first control signal. 10. The diplexer according to claim 1 , wherein the second transmission path comprises a first capacitor arranged between a connection point connected with the second switching element and the common terminal. 11. The diplexer according to claim 10 , wherein the second transmission path comprises a second capacitor between a connection point connected to the second switching element ( 181 ) and the second terminal ( 140 ). 12. The diplexer according to claim 11 , wherein the connection point is connected to the ground potential via an inductor ( 377 ) or a serial arrangement of a third capacitor ( 176 ) and an inductor ( 177 ). 13. The diplexer according to claim 11 , wherein the second switching element is biased with a second control signal. 14. The diplexer according to claim 11 , wherein each connection point between two of said capacitors is connected to ground via a resistor ( 278 or 478 ), an inductor ( 177 or 377 ), a transmission line or a combination thereof. 15. The diplexer according to claim 1 , wherein the second transmission path comprises a serial arrangement of a first capacitor ( 277 or 477 ) and a second capacitor ( 279 or 479 ) arranged between a connection point connected to the second switching element and the common terminal. 16. The diplexer according to claim 15 , wherein a connection point between the first capacitor and the second capacitor is connected to the ground potential via a resistor ( 278 or 478 ), an inductor, a transmission line or a combination thereof. 17. The diplexer according to claim 15 , wherein the second transmission path comprises a third capacitor ( 282 or 482 ) arranged between the second capacitor and the second terminal. 18. The diplexer according to claim 17 , wherein a connection point between the second capacitor ( 279 or 479 ) and the third capacitor ( 282 or 482 ) is connected to the second switching element ( 281 or 481 ) and is biased with a second control signal ( 250 or 450 ). 19. The diplexer according to claim 1 , wherein the first switching element and the second switching element are diodes ( 181 or 281 ) or transistors ( 381 or 481 ). 20. The diplexer according to claim 19 , wherein the diodes are PIN-diodes and the transistors are field effect transistors, respectively. 21. A diplexer with a first terminal for a first RF signal connected via a first transmission path to a common terminal, a second terminal for a second RF signal connected via a second transmission path to the common terminal, wherein the first transmission path contains a first switching element, which has no galvanic connection to the common terminal, wherein the second transmission path contains a second switching element, which has no galvanic connection to the common terminal, wherein the switching elements are semiconductor devices, wherein through switching the first switching element to the open state and switching the second switching element to the conducting state, the first transmission path is set to the on-state and the second transmission path is set to the off-state, wherein through switching the first switching element to the conducting state and switching the second switching element to the open state the first transmission path is set to the off-state and the second transmission path is set to the on-state, wherein the first transmission path comprises a transmission line, and wherein a connection point between the first terminal and the transmission line is connected to the first switching element via a first capacitor. 22. A diplexer comprising: a first terminal for a first RF signal ( 110 low pass) connected via a first transmission path to a common terminal ( 130 ), a second terminal for a second RF signal ( 140 high pass) connected via a second transmission path to the common terminal ( 130 ), wherein the first transmission path is connected to a ground potential via a first switching element (diode 173 ), which has no galvanic connection to the common terminal ( 130 ), wherein the second transmission path is connected to the ground potential via a second switching element (diode 181 ), which has no galvanic connection to the common terminal ( 130 ), wherein the switching elements are semiconductor devices (diodes 173 and 181 ), wherein the second transmission path comprises a first capacitor arranged between a connection point connected with the second switching element and the common terminal, wherein the second transmission path comprises a second capacitor between a connection point connected to the second switching element ( 181 ) and the second terminal ( 140 ), and wherein the connection point is connected to the ground potential via a

Assignees

Inventors

Classifications

  • Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors (logic circuits H03K19/00; code converters H03M5/00, H03M7/00) · CPC title

  • H03K17/74Primary

    by the use, as active elements, of diodes (by the use of more than one type of semiconductor device H03K17/567; by the use of tunnel diodes H03K17/58; by the use of negative resistance diodes H03K17/70) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10200031B2 cover?
An electronically switchable diplexer (200), especially an electronically switchable diplexer (200) with low video crosstalk, comprises a low-pass terminal (210), a terminal (220) for feeding in a first control signal, a common terminal (230), a high-pass terminal (240), and a terminal (250) for feeding in a second control signal, wherein the low-pass path of the diplexer (200) operates down to…
Who is the assignee on this patent?
Rohde & Schwarz
What technology area does this patent fall under?
Primary CPC classification H03K17/74. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 05 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).