In-cell touch panel and display device

US10198130B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10198130-B2
Application numberUS-201414647976-A
CountryUS
Kind codeB2
Filing dateSep 26, 2014
Priority dateMay 30, 2014
Publication dateFeb 5, 2019
Grant dateFeb 5, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An in-cell touch panel and a display device are disclosed. The in-cell touch panel includes a top substrate and a bottom substrate disposed oppositely to each other, a common electrode layer disposed on a side of the bottom substrate that faces the top substrate and a touch sensing chip. The common electrode layer is partitioned into a plurality of independent self-capacitance electrodes and a plurality of wires for connecting the self-capacitance electrodes to the touch sensing chip. The touch sensing chip is configured to apply common electrode signals to self-capacitance electrodes in a display interval and determine touch positions by detecting capacitance value variation of self-capacitance electrodes in a touch interval. No additional layer is needed for the in-cell touch panel, thereby saving production costs and improving production efficiency.

First claim

Opening claim text (preview).

The invention claimed is: 1. An in-cell touch panel comprising a top substrate and a bottom substrate disposed oppositely to each other, a common electrode layer disposed on a side of the bottom substrate that faces the top substrate, and a touch sensing chip; wherein, the common electrode layer is partitioned into a plurality of independent self-capacitance electrodes and a plurality of wires for connecting the self-capacitance electrodes to the touch sensing chip; and the touch sensing chip is configured to apply common electrode signals to self-capacitance electrodes in a display interval and determine touch positions by detecting capacitance value variation of self-capacitance electrodes in a touch interval; wherein each of the wires is electrically connected with two of every other self-capacitance electrodes and self-capacitance electrodes electrically connected with different wires are not the same. 2. The in-cell touch panel of claim 1 , further comprising: a black matrix layer disposed on a side of the top substrate facing the bottom substrate or on a side of the bottom substrate facing the top substrate; wherein orthogonal projections of partitioning gaps between two adjacent self-capacitance electrodes on the bottom substrate are all located in regions in which a pattern of the black matrix layer is located; and orthogonal projections of patterns of the wires on the bottom substrate are all within the regions in which the pattern of the black matrix layer is located. 3. The in-cell touch panel of claim 2 , wherein opposite sides of adjacent two of the self-capacitance electrodes are both bend lines. 4. The in-cell touch panel of claim 3 , wherein the opposite sides of adjacent two self-capacitance electrodes that are bend lines both have step-like structures that are consistent and match each other. 5. The in-cell touch panel of claim 3 , wherein the opposite sides of adjacent two self-capacitance electrodes that are bend lines both have concave-convex structures that are consistent and match each other. 6. The in-cell touch panel of claim 2 , wherein each of the wires is electrically connected with two of every other self-capacitance electrodes and self-capacitance electrodes electrically connected with different wires are not the same. 7. The in-cell touch panel of claim 2 , further comprising: periphery wirings electrically connected with connection terminals of the touch sensing chip; wherein the periphery wirings and the connection terminals of the touch sensing chip are disposed at a margin frame on a side of the bottom substrate that faces the top substrate; and the self-capacitance electrodes are connected to the margin frame of the in-cell touch panel by the wires and then electrically connected with corresponding periphery wirings. 8. The in-cell touch panel of claim 7 , wherein the margin frame of the in-cell touch panel is of a rectangle shape, and the wires connect the self-capacitance electrodes to a long side of the margin frame in a short side direction of the margin frame. 9. The in-cell touch panel of claim 7 , wherein the margin frame of the in-cell touch panel has four sides, and each of the self-capacitance electrodes are connected to a closest side via a corresponding one of the wires while the wires do not intersect each other. 10. The in-cell touch panel of claim 1 , wherein opposite sides of adjacent two of the self-capacitance electrodes are both bend lines. 11. The in-cell touch panel of claim 1 , wherein opposite sides of adjacent two of the self-capacitance electrodes are both bend lines; wherein the opposite sides of adjacent two self-capacitance electrodes that are bend lines both have step-like structures that are consistent and match each other. 12. The in-cell touch panel of claim 1 , wherein opposite sides of adjacent two of the self-capacitance electrodes are both bend lines; wherein the opposite sides of adjacent two self-capacitance electrodes that are bend lines both have concave-convex structures that are consistent and match each other. 13. The in-cell touch panel of claim 1 , further comprising: periphery wirings electrically connected with connection terminals of the touch sensing chip; wherein the periphery wirings and the connection terminals of the touch sensing chip are disposed at a margin frame on a side of the bottom substrate that faces the top substrate; and the self-capacitance electrodes are connected to the margin frame of the in-cell touch panel by the wires and then electrically connected with corresponding periphery wirings. 14. The in-cell touch panel of claim 13 , wherein the margin frame of the in-cell touch panel is of a rectangle shape, and the wires connect the self-capacitance electrodes to a long side of the margin frame in a short side direction of the margin frame. 15. The in-cell touch panel of claim 13 , wherein the margin frame of the in-cell touch panel has four sides, and each of the self-capacitance electrodes are connected to a closest side via a corresponding one of the wires while the wires do not intersect each other. 16. The in-cell touch panel of claim 1 , wherein opposite sides of adjacent two of the self-capacitance electrodes are both bend lines; wherein each of the wires is electrically connected with two of every other self-capacitance electrodes and self-capacitance electrodes electrically connected with different wires are not the same. 17. The in-cell touch panel of claim 1 , further comprising: periphery wirings electrically connected with connection terminals of the touch sensing chip; wherein opposite sides of adjacent two of the self-capacitance electrodes are both bend lines; wherein the periphery wirings and the connection terminals of the touch sensing chip are disposed at a margin frame on a side of the bottom substrate that faces the top substrate; and the self-capacitance electrodes are connected to the margin frame of the in-cell touch panel by the wires and then electrically connected with corresponding periphery wirings. 18. The in-cell touch panel of claim 1 , further comprising: periphery wirings electrically connected with connection terminals of the touch sensing chip; wherein the periphery wirings and the connection terminals of the touch sensing chip are disposed at a margin frame on a side of the bottom substrate that faces the top substrate; and the self-capacitance electrodes are connected to the margin frame of the in-cell touch panel by the wires and then electrically connected with corresponding periphery wirings. 19. A display device comprising the in-cell touch panel of claim 1 .

Assignees

Inventors

Classifications

  • Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes · CPC title

  • G06F3/0412Primary

    Digitisers structurally integrated in a display · CPC title

  • G06F3/044Primary

    by capacitive means · CPC title

  • using a single layer of sensing electrodes · CPC title

  • Connections between sensors and controllers, e.g. routing lines between electrodes and connection pads · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10198130B2 cover?
An in-cell touch panel and a display device are disclosed. The in-cell touch panel includes a top substrate and a bottom substrate disposed oppositely to each other, a common electrode layer disposed on a side of the bottom substrate that faces the top substrate and a touch sensing chip. The common electrode layer is partitioned into a plurality of independent self-capacitance electrodes and a …
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Beijing Boe Optoelectronics Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification G06F3/0412. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 05 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).