Voltage regulator
US-9323258-B2 · Apr 26, 2016 · US
US10177655B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10177655-B2 |
| Application number | US-201514969688-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 15, 2015 |
| Priority date | Jun 25, 2013 |
| Publication date | Jan 8, 2019 |
| Grant date | Jan 8, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Provided is a voltage regulator capable of stably suppressing overshoot. The voltage regulator includes a non-regulated state detection circuit for detecting a non-regulated state, and an overshoot suppression circuit. The overshoot suppression circuit is configured to operate when the non-regulated state detection circuit detects the non-regulated state.
Opening claim text (preview).
What is claimed is: 1. A voltage regulator, comprising: a first differential amplifier circuit having a first input connected to a voltage divider and a second Input connected to a reference voltage circuit and configured to compare a feedback voltage obtained by dividing an output voltage of an output terminal and a first reference voltage to each other and to control an output transistor, an overshoot suppression circuit connected to the first and second Inputs of the first differential amplifier circuit and configured to suppress an overshoot of the output voltage; and a non-regulated state detection circuit configured to detect a non-regulated state based on a gate voltage of the output transistor and outputs a detection voltage to the overshoot suppression circuit, wherein the overshoot suppression circuit is configured to suppress the overshoot of the output voltage when the non-regulated state detection circuit detects the non-regulated state to detect the overshoot. 2. A voltage regulator according to claim 1 , wherein the non-regulated state detection circuit comprises: a first comparator for comparing the gate voltage of the output transistor and a second reference voltage to each other; a second comparator for comparing the gate voltage of the output transistor and a third reference voltage to each other; and a first logic circuit for outputting an OR of a detection signal of the first comparator and a detection signal of the second comparator. 3. A voltage regulator according to claim 2 , wherein the overshoot suppression circuit comprises: a second differential amplifier circuit for detecting the overshoot of the output voltage; a second logic circuit for outputting an AND of a detection signal of the second differential amplifier circuit and a detection signal of the non-regulated state detection circuit; and a transistor for controlling the gate voltage of the output transistor based on an output signal of the second logic circuit. 4. A voltage regulator, comprising: a first differential amplifier circuit configured to compare a feedback voltage obtained by dividing an output voltage of an output terminal and a first reference voltage to each other and to control an output transistor, an overshoot suppression circuit configured to suppress an overshoot of the output voltage; and a non-regulated state detection circuit configured to detect a non-regulated state based on a gate voltage of the output transistor and including a first comparator for comparing the gate voltage of the output transistor and a second reference voltage to each other, a second comparator for comparing the gate voltage of the output transistor and a third reference voltage to each other, and a first logic circuit for outputting an OR of a detection signal of the first comparator and a detection signal of the second comparator, wherein the overshoot suppression circuit is configured to suppress the overshoot of the output voltage when the non-regulated state detection circuit detects the non-regulated state to detect the overshoot.
Related publications grouped by family.
Answers are generated from the same data shown on this page.