Degenerated transimpedance amplifier with wire-bonded photodiode for reducing group delay distortion

US10171042B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10171042-B2
Application numberUS-201715706924-A
CountryUS
Kind codeB2
Filing dateSep 18, 2017
Priority dateSep 28, 2016
Publication dateJan 1, 2019
Grant dateJan 1, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An integrated circuit includes a degeneration network configured to improve group delay across one or more variations, wherein the degeneration network includes a transimpedance amplifier with one or more degeneration inductors. The transimpedance amplifier further includes one or more transistors, and the one or more degeneration inductors are connected after at least one emitter of the one or more transistors.

First claim

Opening claim text (preview).

What is claimed is: 1. An integrated circuit comprising: a degeneration network configured to improve group delay across one or more variations; wherein the degeneration network comprises: one or more degeneration inductors; and a transimpedance amplifier including the one or more degeneration inductors; wherein the transimpedance amplifier includes at least two transistors, and the one or more degeneration inductors are connected between emitters of each of the at least two transistors. 2. An integrated circuit comprising: a degeneration network configured to improve group delay across one or more variations; wherein the degeneration network comprises: one or more degeneration inductors; and a transimpedance amplifier including the one or more degeneration inductors; wherein: the transimpedance amplifier includes at least two transistors; a first one of the one or more degeneration inductors is connected to an emitter of a first one of the at least two transistors; and a second one of the one or more degeneration inductors is connected to an emitter of a second one of the at least two transistors. 3. The integrated circuit according to claim 1 , wherein the transimpedance amplifier further comprises at least one damping resistor. 4. The integrated circuit according to claim 1 , wherein improving the group delay comprises flattening a group delay profile over a frequency range, wherein the group delay profile corresponds to at least one inductance of the one or more degeneration inductors. 5. The integrated circuit according to claim 1 , wherein: the integrated circuit is electrically connected to a device via a bond wire; the one or more degeneration inductors are configured to produce a degeneration impedance; and the degeneration impedance flattens the group delay associated with an inductance of the bond wire. 6. The integrated circuit according to claim 5 , wherein the device is a photodiode. 7. The integrated circuit according to claim 1 , wherein the degeneration network further comprises at least one of a tunable resistance and a tunable capacitance. 8. A transimpedance amplifier, comprising: one or more inductors configured to produce a degeneration impedance; and at least two transistors, wherein the one or more inductors are connected between emitters of each of the at least two transistors; wherein an inductance of the one or more inductors is adjusted to improve a group delay in response to one or more variations. 9. A transimpedance amplifier, comprising: one or more inductors configured to produce a degeneration impedance; and at least two transistors, wherein: a first one of the one or more inductors is connected to an emitter of a first one of the at least two transistors; and a second one of the one or more inductors is connected to an emitter of a second one of the at least two transistors; wherein an inductance of the one or more inductors is adjusted to improve a group delay in response to one or more variations. 10. The transimpedance amplifier according to claim 8 , wherein improving the group delay comprises flattening a group delay profile over a frequency range, wherein the group delay profile corresponds to at least one inductance of the one or more inductors. 11. The transimpedance amplifier according to claim 8 , wherein: the transimpedance amplifier is electrically connected to a device via a bond wire; and the degeneration impedance flattens the group delay associated with an inductance of the bond wire.

Assignees

Inventors

Classifications

  • Differential amplifier with circuit arrangements to enhance the transconductance · CPC title

  • One or more added reactive elements, capacitive or inductive elements, to the amplifying transistors in the differential amplifier · CPC title

  • Long tailed pairs (H03F3/45112, H03F3/45139 take precedence) · CPC title

  • H03F1/34Primary

    Negative-feedback-circuit arrangements with or without positive feedback (H03F1/02 - H03F1/30, H03F1/38 - H03F1/50, H03F3/50 take precedence {; for rejection of common mode signals H03F3/45479}) · CPC title

  • H04B10/693Primary

    Arrangements for optimizing the preamplifier in the receiver · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10171042B2 cover?
An integrated circuit includes a degeneration network configured to improve group delay across one or more variations, wherein the degeneration network includes a transimpedance amplifier with one or more degeneration inductors. The transimpedance amplifier further includes one or more transistors, and the one or more degeneration inductors are connected after at least one emitter of the one or…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification H03F1/34. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).