Light-emitting display device and method of manufacturing the same
US-2016293675-A1 · Oct 6, 2016 · US
US10170526B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-10170526-B1 |
| Application number | US-201715575631-A |
| Country | US |
| Kind code | B1 |
| Filing date | Oct 19, 2017 |
| Priority date | Aug 16, 2017 |
| Publication date | Jan 1, 2019 |
| Grant date | Jan 1, 2019 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An organic light emitting diode (OLED) display panel and a method for manufacturing the OLED display panel are provided. The OLED display panel includes a thin film transistor layer, an anode layer, a pixel definition layer, a cathode layer, and a barrier layer. The barrier layer is disposed on the pixel definition layer between any two adjacent anodes. The barrier layer blocks an electrical charge released by one of the two adjacent anodes from entering into a region in the cathode layer corresponding to the other of the two adjacent anodes.
Opening claim text (preview).
What is claimed is: 1. An organic light emitting diode (OLED) display panel, comprising: a thin film transistor layer; an anode layer formed on the thin film transistor layer, the anode layer comprising at least two arrays of anodes arranged in an array; a pixel definition layer formed on the thin film transistor layer, the pixel definition layer comprising a plurality of sub-pixel openings, wherein the sub-pixel openings and the anodes are aligned with each other; and a barrier layer disposed on the pixel definition layer between any two of the anodes adjacent to each other, wherein the barrier layer is configured to block an electrical charge released by one of the two adjacent anodes from entering into a region in a cathode layer corresponding to the other of the two adjacent anodes; wherein a height of the barrier layer in a direction perpendicular to a plane of the OLED display panel is greater than a height of a sum of a first common layer, a second common layer, and the cathode layer. 2. The OLED display panel according to claim 1 , wherein the OLED display panel further comprises: the first common layer formed on the pixel definition layer, wherein the pixel definition layer and the anode layer are completely covered by the first common layer; a light emitting layer formed on the first common layer, wherein the light emitting layer comprises at least two light emitting units corresponding to the sub-pixel openings; the second common layer formed on the first common layer, wherein the light emitting layer and the first common layer are completely covered by the second common layer; and the cathode layer formed on the second common layer. 3. The OLED display panel according to claim 2 , wherein the first common layer comprises a hole injection layer and a hole transport layer, and the second common layer comprises an electron injection layer and an electron transport layer. 4. The OLED display panel according to claim 1 , wherein the barrier layer comprises two first short sides parallel to each other and a first long side remote from a sub-pixel layer; and a length of the first long side is smaller than a width of the pixel definition layer between adjacent pixels. 5. A method for manufacturing an organic light emitting diode (OLED) display panel, comprising steps of: a step S 40 of forming a pixel definition layer on a first substrate; a step S 50 of forming at least two sub-pixel openings in the pixel definition layer corresponding to anodes; a step S 60 of forming a barrier layer on the pixel definition layer between any two of the anodes adjacent to each other; a step S 70 of forming a first common layer on the pixel definition layer; a step S 80 of forming at least two light emitting units on the first common layer corresponding to the sub-pixel openings; and a step S 90 of forming a second common layer and a cathode layer on the first common layer sequentially. 6. The method according to claim 5 , wherein before the step S 40 , the method further comprises steps of: a step S 10 of forming a thin film transistor layer on the first substrate; a step S 20 of forming an anode layer on the thin film transistor layer; and a step S 30 of forming the anode layer to include at least two arrays of anodes arranged in an array. 7. The method according to claim 5 , wherein the barrier layer is configured to block an electrical charge released by one of the two adjacent anodes from entering into a region in the cathode layer corresponding to the other of the two adjacent anodes; and a height of the barrier layer in a direction perpendicular to a plane of the OLED display panel is greater than a height of a sum of the first common layer, the second common layer, and the cathode layer. 8. The method according to claim 5 , wherein the barrier layer comprises two first short sides parallel to each other and a first long side remote from a sub-pixel layer; and a length of the first long side is smaller than a width of the pixel definition layer between adjacent pixels. 9. The method according to claim 5 , wherein the first common layer comprises a hole injection layer and a hole transport layer, and the second common layer comprises an electron injection layer and an electron transport layer. 10. An organic light emitting diode (OLED) display panel, comprising: a thin film transistor layer; an anode layer formed on the thin film transistor layer, the anode layer comprising at least two arrays of anodes arranged in an array; a pixel definition layer formed on the thin film transistor layer, the pixel definition layer comprising a plurality of sub-pixel openings, wherein the sub-pixel openings and the anodes are aligned with each other; and a barrier layer disposed on the pixel definition layer between any two of the anodes adjacent to each other, and the barrier layer is configured to block an electrical charge released by one of the two adjacent anodes from entering into a region in a cathode layer corresponding to the other of the two adjacent anodes. 11. The OLED display panel according to claim 10 , wherein the OLED display panel further comprises: a first common layer formed on the pixel definition layer, wherein the pixel definition layer and the anode layer are completely covered by the first common layer; a light emitting layer formed on the first common layer, wherein the light emitting layer comprises at least two light emitting units corresponding to the sub-pixel openings; a second common layer formed on the first common layer, wherein the light emitting layer and the first common layer are completely covered by the second common layer; and the cathode layer formed on the second common layer. 12. The OLED display panel according to claim 11 , wherein the first common layer comprises a hole injection layer and a hole transport layer, and the second common layer comprises an electron injection layer and an electron transport layer. 13. The OLED display panel according to claim 10 , wherein the barrier layer comprises two first short sides parallel to each other and a first long side remote from a sub-pixel layer; and a length of the first long side is smaller than a width of the pixel definition layer between adjacent pixels.
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
characterised by their shape · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.