Method of making a graphene base transistor with reduced collector area

US10158009B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10158009-B2
Application numberUS-201715408813-A
CountryUS
Kind codeB2
Filing dateJan 18, 2017
Priority dateMar 20, 2013
Publication dateDec 18, 2018
Grant dateDec 18, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of making a graphene base transistor with reduced collector area comprising forming an electron injection region, forming an electron collection region, and forming a base region wherein the base region comprises one or more sheets of graphene and wherein the base region is intermediate the electron injection region and the electron collection region and forms electrical interfaces therewith.

First claim

Opening claim text (preview).

What we claim is: 1. A product of a process of making a graphene base transistor with reduced collector area comprising: forming a graphene material layer with a right and left lateral side portion over the top of a third region right and left side material; forming a collector material on a substrate; depositing a dielectric in the third region right and left side material; planarizing the dielectric in the third region right and left side material; cleaning and removing the native oxide on the top surface of the collector material; transferring a base graphene material layer to the top surface of the graphene material layer; bonding the base graphene material layer; and photostepping and defining a second graphene material layer to the top surface of the graphene material layer. 2. The product of the process of making a graphene base transistor with reduced collector area of claim 1 wherein the graphene is doped and wherein said doping increases the graphene to semiconductor heterojunction harrier height and lowers the base resistance. 3. The product of the process of making a graphene base transistor with reduced collector area of claim 2 further comprising the step of: depositing a material protection layer on the surface of the collector material.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10158009B2 cover?
A method of making a graphene base transistor with reduced collector area comprising forming an electron injection region, forming an electron collection region, and forming a base region wherein the base region comprises one or more sheets of graphene and wherein the base region is intermediate the electron injection region and the electron collection region and forms electrical interfaces the…
Who is the assignee on this patent?
Us Navy
What technology area does this patent fall under?
Primary CPC classification H01L29/7371. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 18 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).