Method of making a graphene base transistor with reduced collector area
US-9590081-B2 · Mar 7, 2017 · US
US10158009B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10158009-B2 |
| Application number | US-201715408813-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 18, 2017 |
| Priority date | Mar 20, 2013 |
| Publication date | Dec 18, 2018 |
| Grant date | Dec 18, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of making a graphene base transistor with reduced collector area comprising forming an electron injection region, forming an electron collection region, and forming a base region wherein the base region comprises one or more sheets of graphene and wherein the base region is intermediate the electron injection region and the electron collection region and forms electrical interfaces therewith.
Opening claim text (preview).
What we claim is: 1. A product of a process of making a graphene base transistor with reduced collector area comprising: forming a graphene material layer with a right and left lateral side portion over the top of a third region right and left side material; forming a collector material on a substrate; depositing a dielectric in the third region right and left side material; planarizing the dielectric in the third region right and left side material; cleaning and removing the native oxide on the top surface of the collector material; transferring a base graphene material layer to the top surface of the graphene material layer; bonding the base graphene material layer; and photostepping and defining a second graphene material layer to the top surface of the graphene material layer. 2. The product of the process of making a graphene base transistor with reduced collector area of claim 1 wherein the graphene is doped and wherein said doping increases the graphene to semiconductor heterojunction harrier height and lowers the base resistance. 3. The product of the process of making a graphene base transistor with reduced collector area of claim 2 further comprising the step of: depositing a material protection layer on the surface of the collector material.
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.