Display substrate and display device including the same

US10157565B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10157565-B2
Application numberUS-201514807785-A
CountryUS
Kind codeB2
Filing dateJul 23, 2015
Priority dateFeb 2, 2015
Publication dateDec 18, 2018
Grant dateDec 18, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display substrate and a display device including the display substrate are disclosed. In one aspect, the display substrate includes a plurality of pixels formed in a substantially circular pixel area and a driving circuit formed in a peripheral area surrounding the pixel area and configured to drive the pixels. A boundary is formed between the pixel area and the peripheral area, and the boundary is substantially concentric with respect to an arc defining the substantially circular pixel area. The driving circuit comprises a conductive pattern having a first side which extends in a peripheral direction crossing the boundary.

First claim

Opening claim text (preview).

What is claimed is: 1. A display substrate comprising: a plurality of pixels formed in a substantially circular pixel area in a matrix formed along a first direction and second direction perpendicular to the first direction; and a driving circuit comprising a first scan circuit, a second scan circuit and a third scan circuit, the driving circuit formed in a peripheral area surrounding the pixel area and configured to drive the pixels, wherein a boundary is formed between the pixel area and the peripheral area, wherein the boundary is substantially concentric with respect to an arc defining the substantially circular pixel area, a scan line formed in the substantially circular pixel area, wherein the scan line extends in the first direction, and a scan connecting line formed between each of the scan circuits and the scan line and configured to electrically connect the scan line to the scan circuits, wherein the scan connecting line extends in a peripheral direction, wherein the driving circuit comprises a conductive pattern having a first side which extends in the peripheral direction crossing the boundary, wherein the pixels include a plurality of boundary pixels formed immediately adjacent to the boundary, and wherein the conductive pattern is bent and crosses the boundary pixels, wherein the first to third scan circuits are arranged in order with being adjacent to each other along the arc, the first scan circuit comprises a first scan pattern electrically connected to a first pixel and extends in a third direction in the peripheral area, the second scan circuit comprises a second scan pattern electrically connected to a second pixel and extends in a fourth direction in the peripheral area, the third scan circuit comprises a third scan pattern electrically connected to a third pixel and extends in a fifth direction in the peripheral area, and wherein the third direction, the fourth direction and the fifth direction are different from each other, wherein the third direction is a direction which is perpendicular to the arc at the first scan circuit is formed, the fourth direction is a direction which is perpendicular to the arc at the second scan circuit is formed, and the fifth direction is a direction which is perpendicular to the arc at the third scan circuit is formed, wherein the scan line is configured to electrically connect a selected scan circuit to the selected pixel, wherein an angle between the peripheral direction and the first direction varies with respect to the position of the selected scan circuit. 2. The display substrate of claim 1 , wherein the scan line and the first pattern are formed on the same layer. 3. The display substrate of claim 2 , wherein the driving circuit further comprises a plurality of data circuits, wherein each of the data circuits comprises a second pattern electrically connected to a selected pixel and has first and second sides connected to each other, wherein the first side of the second pattern extends in the peripheral direction, and wherein the second side of second pattern extends in the arc direction. 4. The display substrate of claim 3 , further comprising a data line formed in the pixel area, wherein the scan line is configured to electrically connect a selected data circuit to the selected pixel, wherein the data line extends in the second direction, and wherein an angle between the peripheral direction and the second direction varies with respect to the position of the selected data circuit. 5. The display substrate of claim 4 , wherein the data line and the second pattern are formed on the same layer. 6. The display substrate of claim 3 , wherein the distance between the selected scan circuit and a selected data circuit adjacent to the selected scan circuit is smaller at a location closer to the boundary. 7. The display substrate of claim 3 , wherein the distance between the selected scan circuit and the boundary is less than the distance between a selected data circuit adjacent to the selected scan circuit and the boundary, and wherein the scan circuits and the data circuits are arranged in rows. 8. The display substrate of claim 1 , wherein the scan connecting line comprises a plurality of scan connecting lines having lengths substantially the same as each other. 9. The display substrate of claim 1 , wherein the distances between adjacent scan circuits are substantially the same. 10. The display substrate of claim 9 , further comprising a conductive pattern configured to electrically connect a selected scan circuit to the selected pixel adjacent to the peripheral area, wherein the conductive pattern has a shorter width than that of the selected scan circuit. 11. The display substrate of claim 1 , wherein the peripheral area forms a ring around the pixel area. 12. The display substrate of claim 1 , wherein the pixels are formed in a completely circular pixel area. 13. The display substrate of claim 1 , wherein the conductive pattern crosses and is perpendicular to a circular portion of the boundary. 14. The display substrate of claim 1 , wherein the conductive pattern crosses each and every one of the boundary pixels.

Assignees

Inventors

Classifications

  • Control of matrices with row and column drivers · CPC title

  • G09G3/2092Primary

    Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto (suitable for both CRT and flat panel G09G5/003; specific for a CRT G09G1/165) · CPC title

  • Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure · CPC title

  • Addressing of scan or signal lines · CPC title

  • Constructional arrangements; {Manufacturing methods}(G02F1/135, G02F1/136 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10157565B2 cover?
A display substrate and a display device including the display substrate are disclosed. In one aspect, the display substrate includes a plurality of pixels formed in a substantially circular pixel area and a driving circuit formed in a peripheral area surrounding the pixel area and configured to drive the pixels. A boundary is formed between the pixel area and the peripheral area, and the bound…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/2092. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 18 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).