Independent asynchronous framework for embedded subsystems

Patent metadata

Field	Value
Publication number	US-10146296-B2
Application number	US-201414535183-A
Country	US
Kind code	B2
Filing date	Nov 6, 2014
Priority date	Nov 6, 2014
Publication date	Dec 4, 2018
Grant date	Dec 4, 2018

Abstract

An integrated circuit is provided with an independent power framework for a first subsystem and another independent power framework for a processor subsystem that receives messages from the first subsystem.

First claim

We claim:

1. An integrated circuit, comprising
a WiFi subsystem including core logic coupled to a WiFi subsystem core logic power rail and embedded memories coupled to a WiFi subsystem memory power rail, wherein the WiFi subsystem core logic includes a WiFi subsystem power manager unit (PMU);
a processor subsystem including core logic coupled to a processor core logic power rail and embedded memories coupled to a processor memory power rail; and
an always-on (AON) power domain including a WiFi subsystem always-on power manager (AON-PM), wherein the WiFi subsystem AON-PM is configured to control a voltage for the WiFi subsystem core logic power rail and a voltage for the WiFi subsystem memory power rail depending upon the whether the WiFi subsystem is to operate in a sleep mode or in a nominal mode of operation, and wherein the WiFi subsystem PMU is configured to transmit a wakeup period to the WiFi subsystem AON-PM prior to a transition of the WiFi subsystem to the sleep mode and wherein the WiFi subsystem AON-PM is further configured to time the wakeup period responsive to a sleep clock and signal the end of the wakeup period to the WiFi subsystem PMU to begin a transition of the WiFi subsystem from the sleep mode to the nominal mode of operation independently of whether the processor subsystem is in a sleep mode or a nominal mode of operation.

2. The integrated circuit of claim 1 , wherein the WiFi subsystem AON-PM includes a state machine configured to assert a power enable signal to a power management integrated circuit (PMIC) to control the voltage for the WiFi subsystem core logic power rail and to control the voltage for the WiFi subsystem memory power rail.

3. The integrated circuit of claim 2 , wherein a retention value for the voltage for the WiFi subsystem core logic power rail during the sleep mode of operation for the WiFi subystem is different from a retention value for the voltage for the WiFi subsystem memory power rail.

4. The integrated circuit of claim 2 , wherein a nominal value for the voltage for the WiFi subsystem core logic power rail during the nominal mode of operation is different from a nominal value for the voltage for the WiFi subsystem memory power rail.

5. The integrated circuit of claim 1 , wherein the WiFi subsystem includes a WLAN interface coupled to the WiFi subsystem core logic power rail through a head switch, and wherein the WiFi subsystem PMU is configured to switch off the head switch in preparation for a transition of the WiFi subsystem from the nominal mode of operation to the sleep mode of operation.

6. The integrated circuit of claim 5 , further comprising:
a processor subsystem AON-PM in the AON power domain configured to control a voltage for the processor core logic power rail and a voltage for the processor memory power rail depending upon whether the processor subsystem is to transition to a sleep mode or to a nominal mode of operation; and
a resource power manager (RPM) in the processor subsystem, wherein the RPM is configured to transmit the wakeup period to the processor subsystem AON-PM prior to a transition of the processor subsystem to the sleep mode, and wherein the processor subsystem AON-PM is configured to time the wakeup period responsive to the sleep clock and to signal the end of the wakeup period to the RPM to begin a transition of the processor subsystem from the sleep mode to the nominal mode of operation.

7. The integrated circuit of claim 6 , wherein the WiFi subsystem PMU is configured to switch on the head switch during a transition of the WiFi subsystem from the sleep mode to the nominal mode while the processor subsystem remains in a sleep mode, and wherein the WiFi subsystem PMU is further configured to switch off the head switch and transition the WiFi subsystem back to the sleep mode responsive to the WLAN interface determining that a received traffic indication map (TIM) signal is de-asserted.

8. The integrated circuit of claim 6 , wherein the WiFi subsystem PMU is further configured to switch on the head switch during a transition of the WiFi subsystem from the sleep mode to the nominal mode while the processor subsystem remains in a sleep mode, and wherein the RPM is further configured to transmit an interrupt to the processor subsystem AON-PM to trigger a transition of the processor subsystem to the nominal mode responsive to the WLAN interface determining that a received traffic indication map (TIM) signal is asserted.

9. The integrated circuit of claim 8 , further comprising a level shifter configured to level shift the interrupt from the WiFi subsystem PMU prior to its receipt at the processor subsystem AON-PM.

Assignees

• Qualcomm Inc

Inventors

• Gainey Kenneth
• Hwang Eunjoo
• Neravetla Karthik Reddy
• Hsu Jen-Jung

Classifications

• G06F1/3287

  by switching off individual functional units in the computer system · CPC title

• G06F1/3296 Primary

  by lowering the supply or operating voltage · CPC title

• G06F1/3209

  Monitoring remote activity, e.g. over telephone lines or network connections · CPC title

• G06F1/3206 Primary

  Monitoring of events, devices or parameters that trigger a change in power modality · CPC title

• G06F1/32

  Means for saving power · CPC title