Model calculation unit and control unit for calculating a data-based function model having data in various number formats
US-2015012574-A1 · Jan 8, 2015 · US
US10146248B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10146248-B2 |
| Application number | US-201414247136-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 7, 2014 |
| Priority date | Apr 10, 2013 |
| Publication date | Dec 4, 2018 |
| Grant date | Dec 4, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A model calculation unit for calculating a data-based function model in a control unit is provided, the model calculation unit having a processor core which includes: a multiplication unit for carrying out a multiplication on the hardware side; an addition unit for carrying out an addition on the hardware side; an exponential function unit for calculating an exponential function on the hardware side; a memory in the form of a configuration register for storing hyperparameters and node data of the data-based function model to be calculated; and a logic circuit for controlling, on the hardware side, the calculation sequence in the multiplication unit, the addition unit, the exponential function unit and the memory in order to ascertain the data-based function model.
Opening claim text (preview).
What is claimed is: 1. A model calculation unit for calculating a data-based function model in a control unit, comprising: at least one processor core which includes: a multiplication unit for carrying out a multiplication in hardware; an addition unit for carrying out an addition in hardware; an exponential function unit for calculating, in hardware, exclusively only an exponential function; a memory in the form of a configuration register for storing hyperparameters and node data of the data-based function model to be calculated; and a logic circuit for controlling, in hardware, a calculation sequence in the multiplication unit, the addition unit, the exponential function unit and the memory in order to calculate the data-based function model; wherein the function model assigns a model value to multiple input variables, and wherein the logic circuit is configured to control, in hardware, the calculation sequence to (i) carry out a multiplication and an addition for a calculation of an input standardization of the input variables, and (ii) carry out a multiplication and an addition for a calculation of an output standardization of the output variable. 2. The model calculation unit as recited in claim 1 , wherein the multiplication unit and the addition unit are provided in a MAC unit combined in hardware. 3. The model calculation unit as recited in claim 2 , wherein multiple processor cores are provided, at least two of the multiple processor cores having at least one of a shared exponential function unit and a shared MAC unit. 4. The model calculation unit as recited in claim 2 , wherein the function model provides a calculation of a term ((x) i −u) 2 , x i corresponding to the nodes of the data-based function model and u corresponding to the input variables, and wherein the logic circuit is configured to carry out the calculation of the term ((x) i −u) 2 with the aid of one of (i) the MAC unit or (ii) the multiplication unit and the addition unit. 5. A model calculation unit for calculating a data-based function model in a control unit, comprising: at least one processor core which includes: a multiplication unit for carrying out a multiplication in hardware; an addition unit for carrying out an addition in hardware; an exponential function unit for calculating, in hardware, exclusively only an exponential function; a memory in the form of a configuration register storing hyperparameters and node data of the data-based function model to be calculated; and a logic circuit for controlling, in hardware, a calculation sequence in the multiplication unit, the addition unit, the exponential function unit and the memory in order to calculate the data-based function model. 6. The model calculation unit as recited in claim 5 , wherein multiple processor cores are provided, at least two of the multiple processor cores having a shared exponential function unit.
Related publications grouped by family.
Answers are generated from the same data shown on this page.