Delta-sigma modulator, analog-to-digital converter and associated signal conversion method based on multi stage noise shaping structure

US10141948B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10141948-B2
Application numberUS-201715586332-A
CountryUS
Kind codeB2
Filing dateMay 4, 2017
Priority dateJun 6, 2016
Publication dateNov 27, 2018
Grant dateNov 27, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

To convert a first stage input to a digital output, a delta-sigma modulator, an analog-to-digital converter and an associated signal conversion method based on an MASH structure are provided. The analog-to-digital converter includes the delta-sigma modulator and a sample and hold circuit. The delta-sigma modulator includes a first signal converter, a second signal converter and a digital cancellation logic. The first signal converter converts the first stage input to a first converted output. The first signal converter shapes a first stage quantization error to generate a second stage input. The first stage input and the second stage input are analog signals. The second signal converter converts the second stage input to a second converted output. The digital cancellation logic generates a digital output according to the first converted output and the second converted output.

First claim

Opening claim text (preview).

What is claimed is: 1. A delta-sigma modulator, for digitizing a first stage input, comprising: a first signal converter, comprising: a first input summer, for summing a first converted output and the first stage input to generate a first delta signal; a first loop filter, coupled to the first input summer, for filtering the first delta signal to generate a first sigma signal; a noise shaping quantizer, coupled to the first loop filter, for quantizing the first sigma signal to generate the first converted output, and shaping a first stage quantization error to generate a second stage input, wherein the first stage quantization error is inherent in quantization operation of the noise shaping quantizer, and the first stage input and the second stage input are analog signals; a second signal converter, for converting the second stage input to a second converted output; and a digital cancellation logic, coupled to the first input summer, the noise shaping quantizer and the second signal converter for generating a digital output according to the first converted output and the second converted output, wherein the noise shaping quantizer comprises: a first inner summer, coupled to the first loop filter, for summing the first converted output and the first sigma signal to generate a first inner summation signal, wherein the first inner summation signal is used as the second stage input; a noise shaping filter, coupled to the first inner summer, for filtering the first inner summation signal to generate a noise shaped signal; a second inner summer, coupled to the first loop filter, the noise shaping filter and the first inner summer, for summing the noise shaped signal and the first sigma signal to generate a second inner summation signal; and a first noise shaping quantizer, coupled to the first inner summer, the second inner summer and the digital cancellation logic, for quantizing the second inner summation signal to generate the first converted output, wherein the first stage quantization error is generated by the first noise shaping quantizer. 2. The delta-sigma modulator according to claim 1 , wherein the second signal converter comprises: a second input summer, coupled to the first signal converter and the digital cancellation logic, for summing the second converted output and the second stage input to generate a second delta signal; a second loop filter, coupled to the second input summer, for filtering the second delta signal to generate a second sigma signal; and a second noise shaping quantizer, coupled to the second input summer, the second loop filter and the digital cancellation logic, for quantizing the second sigma signal to generate the second converted output, wherein a second stage quantization error is inherent in quantization operation of the second noise shaping quantizer. 3. The delta-sigma modulator according to claim 1 , wherein the second signal converter comprises: a second input summer, coupled to the first signal converter and the digital cancellation logic, for summing the second converted output and the second stage input to generate a second delta signal; a second loop filter, coupled to the second input summer, for filtering the second delta signal to generate a second sigma signal; and a loop summer, coupled to the first signal converter, the second input summer and the second loop filter, for summing the second sigma signal and the second stage input to generate a loop summation signal; and a second noise shaping quantizer, coupled to the loop summer and the digital cancellation logic, for quantizing the loop summation signal to generate the second converted output, wherein a second stage quantization error is inherent in quantization operation of the second noise shaping quantizer. 4. The delta-sigma modulator according to claim 1 , wherein the second signal converter is a pipeline-based analog-to-digital converter, a successive approximation register (hereinafter, SAR), a noise shaped successive approximation register (hereinafter, NS-SAR), or a noise shaped analog-to-digital converter. 5. The delta-sigma modulator according to claim 1 , wherein the digital cancellation logic comprises: a first digital cancellation filter, coupled to the first signal converter, for filtering the first converted output to generate a first stage output; a second digital cancellation filter, coupled to the second signal converter, for filtering the second converted output to generate a second stage output; and an output summer, coupled to the first digital cancellation filter and the second digital cancellation filter, for summing the first stage output and the second stage output to generate the digital output.

Assignees

Inventors

Classifications

  • H03M3/368Primary

    of noise other than the quantisation noise already being shaped inherently by delta-sigma modulators · CPC title

  • Analogue/digital converters using delta-sigma modulation as an intermediate step · CPC title

  • having multiple quantisers arranged in cascaded loops, each of the second and further loops processing the quantisation error of the loop preceding it, i.e. multiple stage noise shaping [MASH] type · CPC title

  • H03M3/326Primary

    by averaging out the errors · CPC title

  • Sampling or signal conditioning arrangements specially adapted for delta-sigma type analogue/digital conversion systems · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10141948B2 cover?
To convert a first stage input to a digital output, a delta-sigma modulator, an analog-to-digital converter and an associated signal conversion method based on an MASH structure are provided. The analog-to-digital converter includes the delta-sigma modulator and a sample and hold circuit. The delta-sigma modulator includes a first signal converter, a second signal converter and a digital cancel…
Who is the assignee on this patent?
Mediatek Inc
What technology area does this patent fall under?
Primary CPC classification H03M3/368. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 27 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).