Electrical connector having crosstalk compensation insert
US-9698534-B2 · Jul 4, 2017 · US
US10135193B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10135193-B2 |
| Application number | US-201715635639-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 28, 2017 |
| Priority date | Jan 20, 2011 |
| Publication date | Nov 20, 2018 |
| Grant date | Nov 20, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electrical connector includes a front wire terminal and a rear wire terminal. The front wire terminal and the rear wire terminal are configured to couple to a conductor of a cable. A front signal trace is coupled to the front wire terminal. A rear signal trace is coupled to the rear wire terminal. The front signal trace is positioned adjacent to the rear signal trace. A front mating contact is coupled to the front signal trace. A rear mating contact is coupled to the rear signal trace. The front signal trace conveys an electrical signal between the front wire terminal and the front mating contact. The rear signal trace conveys an electrical signal between the rear wire terminal and the rear mating contact. An electro-mechanical compensation is positioned between the front signal trace and the rear signal trace to control crosstalk between the front signal trace and the rear signal trace.
Opening claim text (preview).
What is claimed is: 1. A method for compensating for crosstalk in an electrical connector comprising: providing an insert having a wire end and a mating end, the insert having a front mounting surface positioned proximate to the wire end of the insert and a rear mounting surface positioned distally from the wire end of the insert, the rear mounting surface vertically displaced from the front mounting surface with respect to a bottom of the insert, providing wire terminals coupled to the front mounting surface and the rear mounting surface; providing signal traces extending from the wire end of the insert to the mating end of the insert, each of the signal traces coupled to one of the wire terminals, the signal traces including front signal traces and rear signal traces; and capacitively coupling the front signal traces and the rear signal traces at a location between the wire end and the mating end of the insert, and between the front signal traces and the rear signal traces. 2. The method of claim 1 , wherein front signal traces extend proximate to a bottom of the insert and the rear signal traces extend proximate to a top of the insert. 3. The method of claim 1 , wherein capacitively coupling the front signal traces and the rear wire terminals includes arranging a plurality of conductive pathways between the front signal traces and the rear wire terminals. 4. The method of claim 3 , wherein the plurality of conductive pathways are arranged in a multi-layer circuit board. 5. The method of claim 1 , wherein the conductive pathways include interdigital fingers that provide capacitive coupling between the front signal traces and the rear signal traces. 6. The method of claim 1 , wherein capacitively coupling the front signal traces and the rear signal traces includes providing an electro-mechanical compensation between the wire end and the mating end of the insert. 7. The method of claim 1 , further comprising coupling interdigital fingers to each signal trace, and positioning the interdigital fingers coupled to a front signal trace between the interdigital fingers coupled to a rear signal trace. 8. The electrical connector method of claim 4 , wherein the multi-layer circuit board includes a top layer, a bottom layer, and an intermediate layer, and wherein the conductive pathways arranged to capacitively couple the front signal traces and the rear signal traces are arranged in the intermediate layer. 9. The method of claim 8 , wherein the front signal traces are arranged on the top layer and the rear signal traces are arranged on the bottom layer.
for high frequency, e.g. RJ 45 · CPC title
the contact members being plates having a single slot · CPC title
on substrates, e.g. printed circuit boards [PCB] · CPC title
Means for preventing cross-talk · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.