Structure and electronic circuit

US10128552B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10128552-B2
Application numberUS-201614995436-A
CountryUS
Kind codeB2
Filing dateJan 14, 2016
Priority dateJan 20, 2015
Publication dateNov 13, 2018
Grant dateNov 13, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A structure which cuts off propagation of an electromagnetic wave at one or more frequencies is provided. The structure comprises linear third conductors arranged on a plurality of different layers different from a first layer of a substrate including the first layer where a first conductor is formed and a second layer where a second conductor is formed, and at least one fourth conductor configured to connect one end of one conductor out of the third conductors to one end of another conductor out of the third conductors. At least one of the third conductors has a curved shape.

First claim

Opening claim text (preview).

What is claimed is: 1. A structure which cuts off propagation of an electromagnetic wave at one or more frequency bands, the structure comprising: a substrate including a first layer, a second layer, a third layer, and a fourth layer, wherein the third layer and the fourth layer are disposed between the first layer and the second layer; a first conductor formed on the first layer; a second conductor formed on the second layer; a plurality of third conductors formed on the third layer; and a plurality of fourth conductors formed on the fourth layer, wherein one end of a first one of the plurality of third conductors is connected to one end of a first one of the plurality of fourth conductors by a first via, wherein another end of the first one of the plurality of third conductors is connected to one end of a second one of the plurality of fourth conductors by a second via, wherein another end of the second one of the plurality of fourth conductors is connected to one end of a second one of the plurality of third conductors by a third via, wherein another end of the second one of the plurality of third conductors is an open end, and wherein a helical shape with an axis substantially-parallel to the first layer and the second layer is formed by the plurality of third conductors, the plurality of fourth conductors, and a plurality of vias that include the first via, the second via, and the third via. 2. The structure according to claim 1 , wherein one of the ends of each of two of the plurality of third conductors is connected to the second conductor. 3. The structure according to claim 1 , wherein the open end is arranged between the first conductor and the second conductor. 4. The structure according to claim 1 , wherein none of the plurality of third conductors are connected to the second conductor. 5. The structure according to claim 1 , wherein the one end of the first one or the second one of the plurality of third conductors is connected to the second conductor. 6. An electronic circuit comprising: a first conductor configured to form a signal line; a second conductor configured to form ground; a substrate including a first layer, a second layer, a third layer, and a fourth layer, wherein the third layer and the fourth layer are disposed between the first layer and the second layer, the first conductor is formed on the first layer and the second conductor is formed on the second layer; and a structure configured to cut off propagation of an electromagnetic wave at one or more frequency bands, wherein the structure includes: a plurality of third conductors formed on the third layer, and a plurality of fourth conductors formed on the fourth layer, wherein one end of a first one of the plurality of third conductors is connected to one end of a first one of the plurality of fourth conductors by a first via, wherein another end of the first one of the plurality of third conductors is connected to one end of a second one of the plurality of fourth conductors by a second via, wherein another end of the second one of the plurality of fourth conductors is connected to one end of a second one of the plurality of third conductors by a third via, wherein another end of the second one of the plurality of third conductors is an open end, and wherein a helical shape with an axis substantially-parallel to the first layer and the second layer is formed by the plurality of third conductors, the plurality of fourth conductors, and a plurality of vias that include the first via, the second via, and the third via.

Assignees

Inventors

Classifications

  • Multilayer filters · CPC title

  • Multilayer, e.g. LTCC, HTCC, green sheets · CPC title

  • H01P1/2005Primary

    Electromagnetic photonic bandgaps [EPB], or photonic bandgaps [PBG] · CPC title

  • Strip line filters · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10128552B2 cover?
A structure which cuts off propagation of an electromagnetic wave at one or more frequencies is provided. The structure comprises linear third conductors arranged on a plurality of different layers different from a first layer of a substrate including the first layer where a first conductor is formed and a second layer where a second conductor is formed, and at least one fourth conductor config…
Who is the assignee on this patent?
Canon Kk
What technology area does this patent fall under?
Primary CPC classification H01P1/2005. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 13 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).