Memory device with daughter board fastening structure

US10123441B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10123441-B2
Application numberUS-201715469798-A
CountryUS
Kind codeB2
Filing dateMar 27, 2017
Priority dateDec 28, 2016
Publication dateNov 6, 2018
Grant dateNov 6, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A memory device is provided. The memory device includes a motherboard, a controller, a first memory unit, a second memory unit and a heat sink. The motherboard includes a contact portion. The controller is disposed on the motherboard and corresponds to the contact portion. The first memory unit is coupled to the motherboard. The first memory unit is located on one side of the controller. The first memory unit includes a plurality of first memory chips. The second memory unit is coupled to the motherboard. The second memory unit is located on another side of the controller. The second memory unit includes a plurality of second memory chips. The heat sink is thermally connected to the controller. The heat sink is located between the first memory unit and the second memory unit.

First claim

Opening claim text (preview).

What is claimed is: 1. A memory device, comprising: a motherboard, wherein the motherboard comprises a contact portion; a controller, disposed on the motherboard and corresponding to the contact portion; a first memory unit, coupled to the motherboard, wherein the first memory unit is located on one side of the controller, and the first memory unit comprises a plurality of first memory chips; a second memory unit, coupled to the motherboard, wherein the second memory unit is located on another side of the controller, and the second memory unit comprises a plurality of second memory chips; a heat sink, thermally connected to the controller, wherein the heat sink is located between the first memory unit and the second memory unit, wherein number of first memory chips is equal to number of second memory chips, wherein the first memory unit comprises a first daughter board, the second memory unit comprises a second daughter board, the first memory chips are disposed on the first daughter board, the second memory chips are disposed on the second daughter board, and the first daughter board and the second daughter board are coupled to the motherboard; a metal plate, wherein the motherboard comprises a first surface and a second surface, the controller is disposed on the first surface, and the metal plate is affixed to the second surface, wherein the motherboard comprises a first connector, a second connector, a third connector and a fourth connector, the first daughter board is connected to the first connector and a second connector, and the second daughter board is connected to the third connector and the fourth connector; and a plurality of first fasteners and a plurality of second fasteners, the first daughter board comprises a plurality of first connection posts, the second daughter board comprises a plurality of second connection posts, the first fasteners pass the metal plate and the motherboard and are affixed to the first connection posts, and the second fasteners pass the metal plate and the motherboard and are affixed to the second connection posts. 2. The memory device as claimed in claim 1 , wherein the motherboard comprises a metal layer, and the metal plate is thermally connected to the metal layer. 3. The memory device as claimed in claim 1 , wherein the heat sink comprises a plurality of fins, and an extending direction of the fins is parallel to an extending direction of the first connector, the second connector, the third connector and the fourth connector. 4. The memory device as claimed in claim 1 , wherein the memory device is a full-height peripheral component interconnect memory card, the first memory chips sequentially comprise a first chip row, a second chip row, a third chip row and a fourth chip row, the first connector is located between the first chip row and the second chip row, and the second connector is located between the third chip row and the fourth chip row.

Assignees

Inventors

Classifications

  • Non-printed connector · CPC title

  • Memory · CPC title

  • Stacked spaced PCBs; Planar parts of folded flexible circuits having mounted components in between or spaced from each other · CPC title

  • at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit (H05K1/148 takes precedence) · CPC title

  • H05K1/141Primary

    One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters (H05K1/142 and H05K1/147 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10123441B2 cover?
A memory device is provided. The memory device includes a motherboard, a controller, a first memory unit, a second memory unit and a heat sink. The motherboard includes a contact portion. The controller is disposed on the motherboard and corresponds to the contact portion. The first memory unit is coupled to the motherboard. The first memory unit is located on one side of the controller. The fi…
Who is the assignee on this patent?
Shannon Systems Ltd
What technology area does this patent fall under?
Primary CPC classification H05K1/141. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 06 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).