Integration of analog circuits inside digital blocks
US-12283956-B2 · Apr 22, 2025 · US
US10116295B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10116295-B2 |
| Application number | US-201615250950-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 30, 2016 |
| Priority date | Aug 30, 2016 |
| Publication date | Oct 30, 2018 |
| Grant date | Oct 30, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A voltage comparing circuit comprising: a comparator,; a time interval computing unit; a switch module,; a first current source, comprising a first charging terminal; a first capacitor, coupled to the first current source at the first charging terminal; and a capacitance adjusting unit, coupled to the first capacitor. In a first calibration mode, the first comparing terminal receives a reference voltage.
Opening claim text (preview).
What is claimed is: 1. A voltage comparing circuit, comprising: a comparator, comprising a first comparing terminal and a second comparing terminal; a time interval computing unit; a switch module, coupled to the first comparing terminal and the second comparing terminal, comprising a reference voltage terminal coupled to a reference voltage source, and comprising a first input terminal and a second input terminal; a first current source, comprising a first charging terminal coupled to the first input terminal and the second input terminal; a first capacitor, coupled to the first current source at the first charging terminal; and a capacitance adjusting unit, coupled to the first capacitor. 2. The voltage comparing circuit of claim 1 , wherein, in a first calibration mode, the first comparing terminal receives a reference voltage provided by the reference voltage source via the switch module, the first charging terminal is coupled to the second comparing terminal via the switch module, and the first current source charges the first capacitor; wherein, in the first calibration mode, the time interval computing unit computes a first charging time interval between a time point that the first current source starts to charge the first capacitor and a time point that a first charging voltage at the first charging terminal is equal to the reference voltage; wherein the capacitance adjusting unit compares the first charging time interval with a first ideal charging time interval, and adjusts first capacitance of the first capacitor if the first charging time interval is not equal to the first ideal charging time interval. 3. The voltage comparing circuit of claim 2 , wherein the switch module comprises: a reference switch, coupled between the reference voltage source and the first comparing terminal; a first switch, coupled between the first input terminal and the first comparing terminal; and a second switch, coupled between the second input terminal and the second comparing terminal; wherein, in the first calibration mode, the reference switch and the second switch are conductive, and the first switch is non-conductive. 4. The voltage comparing circuit of claim 2 , wherein the first current source is a current source which is linear across a temperature. 5. The voltage comparing circuit of claim 4 , wherein the switch module further comprises a third input terminal, wherein the voltage comparing circuit further comprises: a second current source, comprising a second charging terminal coupled to the third input terminal, wherein the second current source is a current source which provides a constant current; a second capacitor, coupled to the second current source at the second charging terminal; wherein, in a normal mode, the first comparing terminal does not receive the reference voltage, the first charging terminal is coupled to the first comparing terminal, and the first current source charges the first capacitor; wherein, in the normal mode, the second current source starts to charge the second capacitor if the first charging voltage reaches a saturation charging voltage; wherein, in the normal mode, the time interval computing unit computes a saturation charging time interval between a time point that the second current source starts to charge the second capacitor and a time point that the second charging voltage is equal to the saturation charging voltage. 6. The voltage comparing circuit of claim 5 , wherein, in a second calibration mode, the first comparing terminal receives the reference voltage via the switch module, the second charging terminal is coupled to the second comparing terminal via the switch module, and the second current source charges the second capacitor; wherein, in the second calibration mode, the time interval computing unit computes a second charging time interval between a time point that the second current source starts to charge the second capacitor and a time point that the second charging voltage is equal to the reference voltage; wherein the capacitance adjusting unit compares the second charging time interval with a second ideal charging time interval, and adjusts second capacitance of the second capacitor if the second charging time interval is not equal to the second ideal charging time interval. 7. The voltage comparing circuit of claim 5 , wherein the second current source is a current source which provides a constant current. 8. A voltage comparing method applied to a voltage comparing circuit comprising a first current source and a first capacitor coupled to the first current source at a first charging terminal, the method comprising: computing a first charging time interval between a time point that the first current source starts to charge the first capacitor and a time point that a first charging voltage at the first charging terminal is equal to a reference voltage, in a first calibration mode; comparing the first charging time interval with a first ideal charging time interval; and adjusting first capacitance of the first capacitor if the first charging time interval is not equal to the first ideal charging time interval. 9. The voltage comparing method of claim 8 , wherein the first current source is a current source which is linear across a temperature. 10. The voltage comparing method of claim 8 , further comprising: applying the first current source to charge the first capacitor in a normal mode; applying a second current source to start to charge a second capacitor if the first charging voltage reaches a saturation charging voltage in the normal mode; and computing a saturation charging time interval between a time point that the second current source starts to charge the second capacitor and a time point that the second charging voltage is equal to the saturation charging voltage. 11. The voltage comparing method of claim 10 , applying the second current source to charge the second capacitor in a second calibration mode; computing a second charging time interval between a time point that the second current source starts to charge the second capacitor and a time point that the second charging voltage is equal to the reference voltage; comparing the second charging time interval with a second ideal charging time interval; and adjusting second capacitance of the second capacitor if the second charging time interval is not equal to the second ideal charging time interval. 12. The voltage comparing method of claim 10 , wherein the second current source is a current source which provides a constant current. 13. The voltage comparing method of claim 10 , further comprising: computing a temperature based on the saturation charging time interval.
Related publications grouped by family.
Answers are generated from the same data shown on this page.