Fluidic assembly top-contact LED disk

US10115862B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10115862-B2
Application numberUS-201514680618-A
CountryUS
Kind codeB2
Filing dateApr 7, 2015
Priority dateDec 27, 2011
Publication dateOct 30, 2018
Grant dateOct 30, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method is provided for forming a direct emission display. The method provides a transparent substrate with an array of wells formed in its top surface. A fluid stream is supplied to the substrate top surface comprising a plurality of top-contact light emitting diode (LED) disks. The wells are filled with the LED disks. A first array of electrically conductive lines is formed over the substrate top surface to connect with a first contact of each LED disk, and a second array of electrically conductive lines is formed over the substrate top surface to connect with a second contact of each LED disk. An insulator over the disk exposes an upper disk (e.g., p-doped) contact region. A via is formed through the disk, exposing a center contact region of a lower (e.g., n-doped) disk contact region. Also provided are a top-contact LED disk and direct emission display.

First claim

Opening claim text (preview).

We claim: 1. A top-contact light emitting diode (LED) display, the display comprising: a transparent substrate with a top surface comprising a number of wells; a top-contact LED formed in each of the number of wells, each LED comprising: a lower disk comprising a material with a first dopant selected from a group consisting of: a p-dopant, and an n-dopant; the lower disk having a bottom surface and a top surface; a multiple quantum well (MQW) disk overlying the lower disk top surface; an upper disk comprising a material with a second dopant, wherein the second dopant is opposite the first dopant; the upper disk having a bottom surface overlying the MQW disk, a top surface and a first diameter; an electrical insulator disk overlying the upper disk top surface, having a second diameter smaller than the first diameter such that at least a portion of a perimeter of the upper disk extending to an outer edge of the upper disk top surface remains uncovered by the electrical insulator disk; and, a via formed through the electrical insulator disk upper disk, and MQW disk, exposing a center contact region of the lower disk top surface. 2. The display of claim 1 wherein the electrical insulator disk is transparent. 3. The display of claim 1 wherein the lower disk is a material selected from a group consisting of p-doped gallium nitride (p-GaN), p-doped aluminum gallium indium phosphide (p-AlGaInP), n-doped gallium nitride (n-GaN), and n-doped aluminum gallium indium phosphide (n-AlGaInP). 4. The display of claim 1 wherein the electrical insulator disk is centered over the upper disk top surface; and, wherein the upper disk contact region is formed around a circumference of the upper disk top surface. 5. A direct emission display comprising: a transparent substrate with a top surface comprising an array of wells; a top-contact LED formed in each well, each LED comprising: a lower disk comprising a material with a first dopant selected from a group consisting of: a p-dopant, and an n-dopant; wherein the lower disk has a bottom surface and a top surface; a multiple quantum well (MQW) disk overlying the lower disk; an upper disk comprising a material with a second dopant, wherein the second dopant is opposite the first dopant; the upper disk having a bottom surface overlying the MQW disk, a top surface, and a first diameter; an electrical insulator disk overlying the upper disk top surface, having a second diameter smaller than the first diameter such that at least a portion of a perimeter of the upper disk extending to an outer edge of the upper disk top surface remains uncovered by the electrical insulator disk, wherein a portion of the upper disk top surface that remains uncovered by the electrical insulator disk is an upper disk contact region; a via formed through the electrical insulator disk, upper disk, and MQW disk, exposing a center contact region of the lower disk top surface; a first array of electrically conductive lines connected to the center contact region of each of the LED lower disks; a second array of electrically conductive lines connected to the LED upper disk contact regions; and, a dielectric material interposed between the first and second of electrically conductive lines. 6. The display of claim 5 wherein the electrical insulator disk and dielectric are transparent. 7. The display of claim 5 wherein the lower disk is a material selected from a group consisting of: p-doped gallium nitride (p-GaN), p-doped aluminum gallium indium phosphide (p-AlGaInP), n-doped gallium nitride (n-GaN), and n-doped aluminum gallium indium phosphide (n-AlGaInP). 8. The display of claim 5 wherein the electrical insulator disk has a center overlying an upper disk center; wherein the upper disk contact region is formed around a circumference of the upper disk top surface; and, the display further comprising: a dielectric extension formed over a region of the upper disk contact region. 9. The display of claim 8 wherein each well has a third diameter; and, wherein the first array of electrically conductive lines form a pair of opposing top disk contact arms overlying each well each top disk contact arm having a length of x extending over the well, where x is greater than (the third diameter−first diameter)/2. 10. The display of claim 9 wherein the lower disk contact region has a fourth diameter; and, wherein the second array of electrically conductive lines form a bottom disk contact arm overlying each well, each bottom disk contact arm having a length of y extending over the well and the dielectric extension, where y is greater than (the third diameter+the fourth diameter)/2. 11. The display of claim 10 wherein the bottom disk contact arm is orthogonal to both top disk contact arms in each well. 12. The display of claim 5 where the electrical insulator disk is transparent. 13. A top-contact light emitting diode (LED) display, the display comprising: a transparent substrate with a top surface comprising a number of wells; a top-contact LED formed in each of the number of wells, each LED comprising: a lower disk having a first surface and a second surface, wherein the lower disk is formed of a first material selected from a group consisting of: a p-doped material, and an n-doped material; a multiple quantum well (MQW) having a third surface and a fourth surface, and wherein the fourth surface of the MQW is adjacent the first surface of the lower disk; an upper disk having a fifth surface exhibiting a first width and a sixth surface, wherein the fifth surface is opposite the sixth surface, wherein the sixth surface of the upper disk is adjacent the third surface of the MQW, wherein the upper disk is formed of a second material selected from a group consisting of: a p-doped material, and an n-doped material; and wherein the second material is doped opposite the first material; and an electrical insulator exhibiting a second width that is smaller than the first width, wherein the electrical insulator overlies a central region of the fifth surface of the upper disk such that at least a portion of an outer perimeter of the fifth surface of the upper disk extending to an edge of the fifth surface is not covered by the electrical insulator. 14. The display of claim 13 , wherein the LED further comprises: an opening extending through the upper disk and the MQW such that a portion of the first surface of the lower disk is exposed. 15. The display of claim 14 , wherein an inner edge of the opening including an edge of the upper disk and an edge of the MQW is covered by the electrical insulator. 16. The display of claim 14 , wherein the outer perimeter of the fifth surface of the upper disk that is not covered by the electrical insulator is an upper disk contact region, and wherein the exposed portion of the first surface of the lower disk is a lower disk contact region. 17. The display of claim 13 , wherein the first width is a first diameter, and wherein the second width is a second diameter. 18. The display of claim 17 , wherein the second diameter is centered within the first diameter. 19. The display of claim 13 , wherein the electrical insulator is transparent. 20. The display of claim 13 , wherein the first material is selected from a group consisting of: p-doped gallium nitride (p-GaN), p-doped aluminum gallium indium phosphide (p-AlGaInP), n-doped gallium nitride (n-GaN), and n-doped aluminum gallium indium phosphide (n-AlGaInP). 21. The display of claim 13 , wherein th

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10115862B2 cover?
A method is provided for forming a direct emission display. The method provides a transparent substrate with an array of wells formed in its top surface. A fluid stream is supplied to the substrate top surface comprising a plurality of top-contact light emitting diode (LED) disks. The wells are filled with the LED disks. A first array of electrically conductive lines is formed over the substrat…
Who is the assignee on this patent?
Sharp Laboratories America Inc, Elux Inc
What technology area does this patent fall under?
Primary CPC classification H01L33/20. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 30 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).