Chip packaging method, chip packaging module, and embedded substrate chip packaging structure
US-2024413138-A1 · Dec 12, 2024 · US
US10109552B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10109552-B2 |
| Application number | US-201515504240-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 25, 2015 |
| Priority date | Aug 26, 2014 |
| Publication date | Oct 23, 2018 |
| Grant date | Oct 23, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A high frequency module improved in heat dissipation performance includes: a dielectric multilayer substrate including a ground layer and a high frequency electronic component mounted thereon while being in contact with the ground layer, the high frequency electronic component including a heat generating portion; and a cutoff block formed of an upstanding wall portion and a cover portion covering the upstanding wall portion, the cutoff block housing the high frequency electronic component and including a hollow portion having a cutoff characteristic at a frequency of a high frequency signal used by the high frequency electronic component, and the upstanding wall portion of the cutoff block being in contact with the ground layer of the dielectric multilayer substrate.
Opening claim text (preview).
The invention claimed is: 1. A high frequency module comprising: a dielectric multilayer substrate including a ground layer and a high frequency integrated circuit mounted thereon while being in contact with the ground layer, the high frequency integrated circuit being a heat generating element; and a cutoff block formed of an upstanding wall portion that contacts the ground layer of the dielectric multilayer substrate and a cover portion that covers the upstanding wall portion, the cutoff block housing the high frequency integrated circuit, including a hollow portion having a cutoff characteristic at a frequency of a high frequency signal used by the high frequency integrated circuit, and configured to dissipate heat generated in the high frequency integrated circuit and transferred through the ground layer; the dielectric multilayer substrate including: a first surface on which the high frequency integrated circuit, a coaxial connector, and the cutoff block are mounted, and a second surface on which an antenna element formed of a planar antenna is provided, the antenna element configured to dissipate heat generated in the high frequency integrated circuit and transferred through the dielectric multilayer substrate, wherein a zero point of electric field strength of the antenna element is connected to the ground layer. 2. The high frequency module according to claim 1 , wherein a part of the ground layer is a metal core, on which the high frequency integrated circuit is mounted while being in contact with the metal core. 3. The high frequency module according to claim 1 , wherein a plurality of the ground layers are formed to extend over a dielectric layer of the dielectric multilayer substrate, and the plurality of the ground layers formed to extend over the dielectric layer are connected to conductive ground vias, respectively, formed in the dielectric layer. 4. The high frequency module according to claim 3 , wherein a plurality of the ground vias are provided around the high frequency integrated circuit. 5. The high frequency module according to claim 1 , wherein a radiation fin is vertically arranged on the cover portion of the cutoff block. 6. The high frequency module according to claim 1 , wherein a heat dissipation pipe is installed inside the cutoff block. 7. A high frequency module comprising: a dielectric multilayer substrate including a ground layer and a high frequency integrated circuit mounted thereon while being in contact with the ground layer, the high frequency integrated circuit being a heat generating element; and a cutoff block formed of an upstanding wall portion that contacts the ground layer of the dielectric multilayer substrate and a cover portion that covers the upstanding wall portion, the cutoff block housing the high frequency integrated circuit and including a hollow portion having a cutoff characteristic at a frequency of a high frequency signal used by the high frequency integrated circuit; the dielectric multilayer substrate including: a first surface on which the high frequency integrated circuit and the cutoff block are mounted, and a second surface on which an antenna element connected to the high frequency integrated circuit is provided; and the antenna element being a planar antenna, and a zero point of electric field strength of the antenna element being connected to the ground layer. 8. The high frequency module according to claim 7 , wherein a part of the ground layer is a metal core, on which the high frequency integrated circuit is mounted while being in contact with the metal core. 9. The high frequency module according to claim 7 , wherein a plurality of the ground layers are formed to extend over a dielectric layer of the dielectric multilayer substrate, and the plurality of the ground layers formed to extend over the dielectric layer are connected to conductive ground vias, respectively, formed in the dielectric layer. 10. The high frequency module according to claim 9 , wherein a plurality of the ground vias are provided around the high frequency integrated circuit. 11. The high frequency module according to claim 7 , wherein a radiation fin is vertically arranged on the cover portion of the cutoff block. 12. The high frequency module according to claim 7 , wherein a heat dissipation pipe is installed inside the cutoff block.
between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title
of vias therein · CPC title
for antennas · CPC title
for cooling by change of state · CPC title
Package configurations · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.