Methods and Apparatus for Reducing RF Crossover Coupling
US-2017359056-A1 · Dec 14, 2017 · US
US10097232B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10097232-B2 |
| Application number | US-201615377626-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 13, 2016 |
| Priority date | Jun 8, 2016 |
| Publication date | Oct 9, 2018 |
| Grant date | Oct 9, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Apparatus and arrangements for reducing crossover coupling of two or more RF signals are described. In one case, a crossover structure is described where RF signals are routed through coplanar waveguides having a specific characteristic impedance and crossing at a central point of the crossover structure by way of a bridge. Further described is a multi-port rotary RF switch fitted with the crossover structure which allows substantially balanced electrical performance across all the operational states of the rotary RF switch at RF signal frequencies up to 50 GHz and beyond. A controller unit coupled to the RF switch can support a control interface to configure the rotary switch according to all possible distinct states of the rotary switch, or a subset thereof.
Opening claim text (preview).
The invention claimed is: 1. A monolithically integrated 4-port switch, comprising: four ports, each adapted to carry a radio frequency (RF) signal with a frequency content that is within a frequency range from DC to 50 GHz; a plurality of separate switchable conduction paths, each selectively, and independently from any other conduction path of the plurality of switchable conduction paths, connecting and disconnecting respective two ports of the four ports so that any port of the four ports is adapted to be selectively connected to any other port of the four ports by way of a single conduction path of the plurality of switchable conduction paths, the plurality of switchable conduction paths comprising: i) four peripheral switchable conduction paths, each devoid of a crossing path with a different conduction path of the plurality of switchable conduction paths; and ii) two crossing switchable conduction paths crossing one another at a central region of symmetry of the 4-port switch by way of a single crossover structure, and each devoid of a crossing path with a different conduction path of the plurality of switchable conduction paths, wherein each switchable conduction path of the plurality of switchable conduction paths: a) is configured to selectively operate in one of an ON state and an OFF state, the ON state providing a low impedance path between the respective two ports of the each switchable conduction path, and the OFF state providing a high impedance path between the respective two ports, b) in the ON state, provides an insertion loss between the respective two ports that is smaller than 3.5 dB at the frequency range, and c) in the OFF state, provides an isolation between the respective two ports, and between any of the respective two ports and any of the remaining ports of the four ports, that is greater than 40 dB at the frequency range. 2. The monolithically integrated 4-port switch according to claim 1 , wherein the each switchable conduction path comprises: a first series connected switching transistor coupled to one of the respective two ports; a second series connected switching transistor coupled to the other of the respective two ports; and two or more shunted switching transistors coupled between the first series connected transistor and the second series connected transistor. 3. The monolithically integrated 4-port switch according to claim 1 , further comprising a controller unit coupled to one or more switchable conduction paths of the plurality of switchable conduction paths, wherein the controller unit is adapted to control operating ON/OFF states of the one or more switchable conduction paths. 4. The monolithically integrated 4-port switch according to claim 3 , wherein the controller unit is adapted to control the operating ON/OFF states according to a control interface that defines distinct states of the monolithically integrated 4-port switch, and wherein the distinct states comprise one or more of: d) a 1-path ON state defined by a single conduction path of the one or more conduction paths being in the ON state; and e) a 2-paths ON state defined by two distinct conduction paths of the one or more conduction paths being in the ON state. 5. The monolithically integrated 4-port switch according to claim 4 , wherein the distinct states further comprise an all OFF state defined by the one or more conduction paths being in the OFF state. 6. The monolithically integrated 4-port switch according to claim 4 , wherein the one or more switchable conduction paths comprise the plurality of switchable conduction paths. 7. The monolithically integrated 4-port switch according to claim 6 , wherein the distinct states consist of six distinct 1-path ON states and three distinct 2-paths ON states. 8. A monolithically integrated N-port switch, comprising: N ports, each adapted to carry a radio frequency (RF) signal with a frequency content that is within a frequency range from DC to 50 GHz, N being an integer number equal to or greater than five; a plurality of separate switchable conduction paths, each selectively, and independently from any other conduction path of the plurality of switchable conduction paths, connecting and disconnecting respective two ports of the N ports so that any port of the N ports is adapted to be selectively connected to any other port of the N ports by way of a single conduction path of the plurality of switchable conduction paths, the plurality of switchable conduction paths comprising: i) N peripheral switchable conduction paths, each devoid of a crossing path with a different conduction path of the plurality of switchable conduction paths; and ii) (N−3)+(N−3)*(N−2)/2 crossing switchable conduction paths crossing one another, wherein each switchable conduction path of the plurality of switchable conduction paths: a) is configured to selectively operate in one of an ON state and an OFF state, the ON state providing a low impedance path between the respective two ports of the each switchable conduction path, and the OFF state providing a high impedance path between the respective two ports, b) in the ON state, provides an insertion loss between the respective two ports that is smaller than 3.5 dB at the frequency range, and c) in the OFF state, provides an isolation between the respective two ports, and between any of the respective two ports and any of the remaining ports of the N ports, that is greater than 40 dB at the frequency range. 9. The monolithically integrated N-port switch according to claim 8 , wherein the each switchable conduction path comprises: a first series connected switching transistor coupled to one of the respective two ports; a second series connected switching transistor coupled to the other of the respective two ports; and two or more shunted switching transistors coupled between the first series connected transistor and the second series connected transistor. 10. The monolithically integrated N-port switch according to claim 8 , wherein N is an even number and N≥6, and wherein the crossing switchable conduction paths cross one another at a center region of the N-port switch by way of a single crossover structure formed over (N−3)+(N−3)*(N−2)/2 distinct metal layers. 11. The monolithically integrated N-port switch according to claim 8 , wherein N is an even number and N≥6, and wherein the crossing switchable conduction paths cross one another at a center region of the N-port switch by way of a plurality of crossover structure formed over a number of distinct metal layers smaller than (N−3)+(N−3)*(N−2)/2. 12. The monolithically integrated N-port switch according to claim 11 , wherein the plurality of crossover structures consists of (N−3)+(N−3)*(N−2)/2 distinct crossover structures each formed on same two distinct metal layers. 13. A switching arrangement comprising: the monolithically integrated N-port switch according to claim 8 ; and a controller unit coupled to one or more switchable conduction paths of the plurality of switchable conduction paths, wherein the controller unit is adapted to control operating ON/OFF states of the one or more switchable conduction paths. 14. The switching arrangement according to claim 13 , wherein the controller unit is adapted to control the operating ON/OFF states according to a control interface that defines distinct states of the monolithically integrated N-port switch, and wherein the distinct states comprise one or more of: d) a 1-path ON state defined by a single conduction path of the one or more conduction paths being in the ON state; e) a 2-paths ON state defined by two distinct conduction
Related publications grouped by family.
Answers are generated from the same data shown on this page.