True-time delay, low pass lens

US10090603B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10090603-B2
Application numberUS-201213483381-A
CountryUS
Kind codeB2
Filing dateMay 30, 2012
Priority dateMay 30, 2012
Publication dateOct 2, 2018
Grant dateOct 2, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A lens is provided. The lens includes a first two-dimensional (2-D) grid of capacitive patches and a first sheet layer. The first sheet layer includes a dielectric sheet and a second 2-D grid of capacitive patches. The dielectric sheet has a front surface and a back surface. The first 2-D grid of capacitive patches is mounted directly on the back surface of the dielectric sheet, and the second 2-D grid of capacitive patches is mounted directly on the front surface of the dielectric sheet. The first 2-D grid of capacitive patches is aligned with the second 2-D grid of capacitive patches to form a time delay circuit at each grid position of the aligned 2-D grids.

First claim

Opening claim text (preview).

What is claimed is: 1. A lens comprising: a first two-dimensional (2-D) grid of capacitive patches; and a first sheet layer comprising a dielectric sheet comprising a front surface and a back surface, wherein the first 2-D grid of capacitive patches is mounted directly on the back surface of the dielectric sheet; and a second 2-D grid of capacitive patches mounted directly on the front surface of the dielectric sheet; wherein the first 2-D grid of capacitive patches is aligned with the second 2-D grid of capacitive patches to form a time delay circuit at each grid position of the aligned 2-D grids that acts as a low pass filter. 2. The lens of claim 1 , further comprising: a second dielectric sheet comprising a front surface and a back surface, the back surface of the second dielectric sheet mounted directly on a front surface of the second 2-D grid of capacitive patches opposite the dielectric sheet; and a third 2-D grid of capacitive patches mounted directly on the front surface of the second dielectric sheet; wherein the third 2-D grid of capacitive patches is aligned with the second 2-D grid of capacitive patches to further form the time delay circuit at each grid position of the aligned 2-D grids. 3. The lens of claim 1 , further comprising: a plurality of additional sheet layers, wherein each sheet layer of the plurality of additional sheet layers comprises a second dielectric sheet comprising a front surface and a back surface; and a third 2-D grid of capacitive patches mounted directly on the front surface of the second dielectric sheet; wherein the third 2-D grid of capacitive patches is aligned with the second 2-D grid of capacitive patches to further form the time delay circuit at each grid position of the aligned 2-D grids that acts as the low pass filter; and further wherein the back surface of the second dielectric sheet of each sheet layer of the plurality of additional sheet layers is mounted directly on a front surface of a 2-D grid of capacitive patches of a previous sheet layer that includes the first sheet layer. 4. The lens of claim 3 , wherein a filter order of the low pass filter is defined as 2*N TS +1, where N TS is a number of the plurality of additional sheet layers plus one. 5. The lens of claim 4 , wherein dimensions of the first 2-D grid of capacitive patches, the second 2-D grid of capacitive patches, and the third 2-D grid ofcapacitive patches of each sheet layer of the plurality of additional sheet layers are configured to provide a predetermined time delay at each grid position based on a capacitance value provided by each capacitive patch of the first 2-D grid of capacitive patches, the second 2-D grid of capacitive patches, and the third 2-D grid of capacitive patches of each sheet layer of the plurality of additional sheet layers. 6. The lens of claim 5 , wherein a dielectric constant and a thickness of the dielectric sheet and the second dielectric sheet of each sheet layer of the plurality of additional sheet layers are further configured to provide the predetermined time delay at each grid position based on a characteristic impedance value provided by each of the dielectric sheet and of the second dielectric sheet of each sheet layer of the plurality of additional sheet layers. 7. The lens of claim 6 , wherein the low pass filter defines an equivalent circuit for the time delay circuit that includes the capacitance value provided by each capacitive patch of the first 2-D grid of capacitive patches, the second 2-D grid of capacitive patches, and the third 2-D grid of capacitive patches of each sheet layer of the plurality of additional sheet layers in parallel between the characteristic impedance value provided by each of the dielectric sheet and of the second dielectric sheet of each sheet layer of the plurality of additional sheet layers. 8. The lens of claim 5 , wherein the capacitance value is a function of an effective permittivity of the dielectric sheet and the second dielectric sheet of each sheet layer of the plurality of additional sheet layers that surrounds each capacitive patch of the first 2-D grid of capacitive patches, the second 2-D grid of capacitive patches, and the third 2-D grid of capacitive patches of each sheet layer of the plurality of additional sheet layers. 9. A transmitter comprising: a lens comprising a first two-dimensional (2-D) grid of capacitive patches; and a first sheet layer comprising a dielectric sheet comprising a front surface and a back surface, wherein the first 2-D grid of capacitive patches is mounted directly on the back surface of the dielectric sheet; and a second 2-D grid of capacitive patches mounted directly on the front surface of the dielectric sheet; wherein the first 2-D grid of capacitive patches is aligned with the second 2-D grid of capacitive patches to form a time delay circuit at each grid position of the aligned 2-D grids that acts as a low pass filter; and an electromagnetic wave feed element configured to receive a signal, and in response, to radiate a spherical radio wave toward the second 2-D grid of capacitive patches; wherein the time delay circuit at each grid position of the aligned 2-D grids is selected such that the lens re-radiates the spherical radio wave as a second radio wave. 10. The transmitter of claim 9 , wherein the lens further comprises: a second dielectric sheet comprising a front surface and a back surface, the back surface of the second dielectric sheet mounted directly on a front surface of the second 2-D grid of capacitive patches opposite the dielectric sheet; and a third 2-D grid of capacitive patches mounted directly on the front surface of the second dielectric sheet; wherein the third 2-D grid of capacitive patches is aligned with the second 2-D grid of capacitive patches to further form the time delay circuit at each grid position of the aligned 2-D grids. 11. The transmitter of claim 9 , wherein the lens further comprises: a plurality of additional sheet layers, wherein each sheet layer of the plurality of additional sheet layers comprises a second dielectric sheet comprising a front surface and a back surface; and a third 2-D grid of capacitive patches mounted directly on the front surface of the second dielectric sheet; wherein the third 2-D grid of capacitive patches is aligned with the second 2-D grid of capacitive patches to further form the time delay circuit at each grid position of the aligned 2-D grids that acts as the low pass filter; and further wherein the back surface of the second dielectric sheet of each sheet layer of the plurality of additional sheet layers is mounted directly on a front surface of a 2-D grid of capacitive patches of a previous sheet layer that includes the first sheet layer. 12. The transmitter of claim 9 , wherein the electromagnetic wave feed element comprises a plurality of electromagnetic wave feed elements configured to receive a plurality of signals, and in response, to radiate a plurality of spherical radio waves toward the second 2-D grid of capacitive patches. 13. The transmitter of claim 9 , wherein the signal is a wideband pulsed signal having a fractional bandwidth of greater than 10%. 14. The transmitter of claim 9 , wherein the second radio wave is a planar wave. 15. A transmitter system comprising: a lens comprising a first two-dimensional (2-D) grid of capacitive patches; and a first sheet layer comprising a dielectric sheet comprising a front surface and a back surface, wherein the first 2-D grid of capacitive patches is mounted directly on the back surface of the dielectric sheet; and a se

Assignees

Inventors

Classifications

  • said selective devices having a stacked geometry or having multiple layers · CPC title

  • comprising wave-guiding channel or channels bounded by effective conductive surfaces substantially perpendicular to the electric vector of the wave, e.g. parallel-plate waveguide lens · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10090603B2 cover?
A lens is provided. The lens includes a first two-dimensional (2-D) grid of capacitive patches and a first sheet layer. The first sheet layer includes a dielectric sheet and a second 2-D grid of capacitive patches. The dielectric sheet has a front surface and a back surface. The first 2-D grid of capacitive patches is mounted directly on the back surface of the dielectric sheet, and the second …
Who is the assignee on this patent?
Behdad Nader, Li Meng, Wisconsin Alumni Res Found
What technology area does this patent fall under?
Primary CPC classification H01Q15/0026. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 02 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).