Method for Manufacturing Secondary Battery and Pouch for Secondary Battery
US-2024379990-A1 · Nov 14, 2024 · US
US10090507B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10090507-B2 |
| Application number | US-201414771398-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 5, 2014 |
| Priority date | Feb 25, 2014 |
| Publication date | Oct 2, 2018 |
| Grant date | Oct 2, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A secondary battery-mounted circuit chip wherein secondary battery is directly fabricated on opposed surface of formed circuit into an integrated structure of the secondary battery and circuit, and a manufacturing method thereof. Secondary battery-mounted circuit chip is configured such that secondary battery is directly fabricated in region corresponding to circuit into integrated structure of secondary battery and circuit. The chip is secondary battery-mounted circuit chip wherein secondary battery is formed on surface opposing a circuit region fabricated on wafer. Secondary battery and circuit are formed into integrated structure by forming the uppermost part of circuit having multilayer wiring into secondary battery structure on upper part of circuit surface subjected to passivation, forming secondary battery directly stacked by making uppermost wiring layer of multilayer wiring part of circuit in a surface structure to be used in common, or forming secondary battery on rear surface of substrate having the circuit formed thereon.
Opening claim text (preview).
What is claimed is: 1. A secondary battery-mounted circuit chip comprising: a substrate; a circuit integrally formed on the substrate; and a secondary battery formed in a region of the chip facing the circuit, the secondary battery being divided by only surface electrodes into a plurality of divided secondary batteries. 2. The secondary battery-mounted circuit chip according to claim 1 , wherein an uppermost part of the circuit includes multilayer wiring, and the secondary battery is formed at the uppermost part of the circuit having the multilayer wiring. 3. The secondary battery-mounted circuit chip according to claim 1 , wherein a rear surface of the circuit includes multilayer wiring, and the secondary battery is formed on the rear surface of the circuit having the multilayer wiring. 4. The secondary battery-mounted circuit chip according to claim 1 , wherein an uppermost part of the circuit and a rear surface of the circuit each includes multilayer wiring, the secondary battery is formed at the uppermost part of the circuit having the multilayer wiring, and the secondary battery is also formed on the rear surface of the circuit having the multilayer wiring. 5. The secondary battery-mounted circuit chip according to claim 1 , wherein the circuit includes a wiring layer, and a power supply layer wiring therein, and the secondary battery includes at least one of a lower electrode and an upper electrode having a via hole therein through which the secondary battery is connected to the power supply layer wiring via the wiring layer. 6. The secondary battery-mounted circuit chip according to claim 1 , further comprising a pad to which the secondary battery is connected and through which the secondary battery supplies power to another electric component when the chip is packaged with the another electric component. 7. The secondary battery-mounted circuit chip according to claim 1 , wherein the circuit includes a control circuit that controls the secondary battery and a via hole therein, and the secondary battery includes electrodes connected to the control circuit via wiring that passes through the via hole. 8. The secondary battery-mounted circuit chip according to claim 1 , further comprising a component composed of an electronic circuit, a logic circuit, a sensor, or MEMS. 9. The secondary battery-mounted circuit chip according to claim 1 , wherein the circuit includes a passivation surface on which the secondary battery is directly fabricated. 10. The secondary battery-mounted circuit chip according to claim 1 , wherein the circuit includes multilayer wiring having an uppermost wiring layer, at least a part of or the entire uppermost wiring layer of the multilayer wiring of the circuit is an electrode including a negative electrode or a positive electrode, and the electrode is a common electrode of the circuit and the secondary battery. 11. The secondary battery-mounted circuit chip according to claim 1 , wherein the circuit includes power supply wiring and a secondary battery control circuit, and the secondary battery includes a lower electrode and an upper electrode connected to the power supply wiring or the secondary battery control circuit of the circuit chip via a connection outside of the circuit chip. 12. The secondary battery-mounted circuit chip according to claim 1 , wherein the substrate has a via hole therein, the circuit includes power supply wiring and a secondary battery control circuit, and the secondary battery comprises a lower electrode and an upper electrode connected to the power supply wiring or the secondary battery control circuit of the circuit through the via hole of the substrate. 13. The secondary battery-mounted circuit chip according to claim 1 , wherein the secondary battery is a quantum battery. 14. The secondary battery-mounted circuit chip according to claim 1 , wherein the plurality of divided secondary batteries are connected in series by an external wiring or an internal wiring. 15. The secondary battery-mounted circuit chip according to claim 1 , wherein at least one of the plurality of divided secondary batteries is a backup power source.
between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title
Processes for forming or storing electrodes in the battery container · CPC title
Initial charging measures · CPC title
Monitoring or testing of PV systems, e.g. load balancing or fault identification · CPC title
Pressure-sensitive devices · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.