Circuit and method for a circuit
US-9214978-B2 · Dec 15, 2015 · US
US10084554B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10084554-B2 |
| Application number | US-201414202104-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 10, 2014 |
| Priority date | Mar 10, 2014 |
| Publication date | Sep 25, 2018 |
| Grant date | Sep 25, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
System and method for controlling test flow of a radio frequency (RF) signal transceiver device under test (DUT) by inducing an interrupt via an internal signal interface or an external signal interface (with one example of the latter being a baseband signal interface for conveying audio signals). With exemplary embodiments, one or more DUT control signals are provided to or otherwise initiated within the DUT by inducing an interrupt, including inducement via use of the signal interface. With further exemplary embodiments, one or more test control signals are also provided to RF circuitry that responds by transmitting one or more RF receive signals for the DUT and receives from the DUT one or more RF transmit signals related to the one or more DUT control signals.
Opening claim text (preview).
What is claimed is: 1. A method of testing a radio frequency (RF) signal transceiver device under test (DUT) by initiating test flow within said DUT with an external interrupt signal, comprising: receiving, via at least one external baseband signal interface of said DUT, at least first and second interrupt signals; operating an application processor within said DUT to detect said first interrupt signal; provide, following said detection of said first interrupt signal, a first one or more DUT control signals; detect said second interrupt signal; provide, following said detection of said second interrupt signal, a second one or more DUT control signals; operating a peripheral processor within said DUT to execute, in response to said first one or more DUT control signals, a first one or more test commands previously stored within said DUT; transmit and receive, via a common bi-directional conductive RF signal path separate from said at least one external baseband signal interface, first outgoing and incoming RF signals to and from said tester, respectively, in response to said execution of said first one or more test commands; execute, in response to said second one or more DUT control signals, a second one or more test commands previously stored within said DUT; and transmit and receive, via said common bi-directional conductive RF signal path, second outgoing and incoming RF signals to and from said tester, respectively, in response to said execution of said second one or more test commands. 2. The method of claim 1 , wherein said first and second one or more test commands previously were stored within said peripheral processor. 3. The method of claim 1 , wherein at least one of said second one or more test commands is different from at least one of said first one or more test commands. 4. The method of claim 1 , wherein at least one of said second one or more DUT control signals is different from at least one of said first one or more internal DUT control signals. 5. The method of claim 1 , wherein: at least one of said second one or more test commands is different from at least one of said first one or more test commands; and at least one of said second one or more internal DUT control signals is different from at least one of said first one or more internal DUT control signals. 6. The method of claim 1 , wherein said detection of said interrupt signal comprises detection of a voltage potential between first and second electrical connections within said application processor. 7. The method of claim 1 , wherein said detection of said interrupt signal comprises detection of a short circuit between first and second electrical connections within said application processor. 8. The method of claim 1 , wherein said operating an application processor comprises operating an application processor within said DUT.
using test signal generators · CPC title
with feedback of measurements to the transmitter · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.