Dual stage Vcc charging for switched mode power supply

US10075063B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10075063-B2
Application numberUS-201715406564-A
CountryUS
Kind codeB2
Filing dateJan 13, 2017
Priority dateJan 13, 2017
Publication dateSep 11, 2018
Grant dateSep 11, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A startup circuit is provided for establishing the Vcc voltage level of a switching power converter. The startup circuit uses a switch controller and path switching transistor to provide a two-stage Vcc capacitor charging that reduces startup time while avoiding short circuit damage through the alternate usage of a high impedance charging path and a low-impedance charging path.

First claim

Opening claim text (preview).

We claim: 1. A startup circuit in a switching power converter, comprising: a high impedance charging path including a high impedance resistor; a low impedance charging path including a low impedance resistor, wherein an impedance of the high impedance resistor is greater than an impedance of the low impedance resistor; an impedance switch transistor configured to couple the high impedance charging path to a power supply capacitor while the impedance switch transistor is off and to couple the low impedance charging path to the power supply capacitor while the impedance switch transistor is on; and a switch controller configured to switch the impedance switch transistor off while a power supply voltage stored on the power supply capacitor is less than a threshold voltage and to switch the impedance switch transistor on while the power supply voltage is greater than the threshold voltage. 2. The startup circuit of claim 1 , wherein the impedance switch transistor is a p-channel metal oxide semiconductor (pMOS) impedance switch transistor. 3. The startup circuit of claim 1 , further comprising: a power switch; and a power switch controller, wherein the power switch controller is configured to be powered by the power supply voltage to control a cycling of the power switch. 4. The startup circuit of claim 1 , wherein the switching power converter is a flyback converter, and wherein the startup circuit further comprises a first resistor couple in series with a zener diode between an input voltage node for the flyback converter and ground, and wherein a node between the first resistor and the zener diode couples to a gate of a startup switch transistor coupled to a primary winding of a transformer in the flyback converter. 5. The startup circuit of claim 1 , wherein the switch controller is integrated within a power switch controller. 6. The startup circuit of claim 1 , wherein the switch controller includes a comparator configured to compare Vcc to the threshold voltage, and wherein an output of the comparator is coupled to a gate of the impedance switch transistor. 7. The startup circuit of claim 4 , further comprising: a startup diode coupled between a source of the startup switch transistor and a first node; wherein the high impedance resistor is coupled between the first node and a second node, and wherein the low impedance resistor is coupled to the second node, and wherein the impedance switch transistor is coupled between the low impedance resistor and the first node. 8. The startup circuit of claim 4 , further comprising: a startup diode coupled between a source of the startup switch transistor and a first node; wherein the high impedance resistor coupled between the first node and a second node, and a low impedance resistor is coupled to the second node, and wherein the impedance switch transistor is coupled between the first node and the second node. 9. A startup method for developing a controller power supply voltage for a switching power converter during a startup charging period, wherein the startup charging period is divided into a first portion and a remaining second portion, the startup method comprising: charging a power supply capacitor through a high impedance charging path including a high impedance resistor during the first portion of the startup charging period to charge the power supply capacitor to a threshold voltage; and charging the power supply capacitor through a low impedance charging path including a low impedance resistor during the remaining second portion of the startup charging period to further charge the controller power supply voltage, wherein an impedance of the high impedance resistor is greater than an impedance of the low impedance resistor. 10. The startup method of claim 9 , further comprising terminating the remaining second portion of the startup charging period responsive to the controller power supply voltage reaching a power on reset level. 11. The startup method of claim 9 , wherein charging the power supply capacitor through the low impedance charging path comprises shorting out the high impedance by switching on an impedance switch transistor coupled across the high impedance resistor. 12. The startup method of claim 9 , wherein charging the power supply capacitor through the low impedance charging path comprises switching on an impedance switch transistor to couple the low impedance resistor in parallel with the high impedance resistor. 13. The startup method of claim 9 , further comprising comparing the controller power supply voltage to a threshold voltage, wherein charging the power supply capacitor through the high impedance charging path during the first portion of the startup charging period occurs while the controller power supply voltage is less than the threshold voltage. 14. The startup method of claim 10 , further comprising powering a controller with the controller power supply voltage after terminating the remaining second portion of the startup charging period while the controller controls the cycling of a power switch in the switching power converter to regulate a power delivery to a load. 15. The startup method of claim 11 , wherein switching on the impedance switch transistor comprises switching on a PMOS impedance switch transistor responsive to the controller power supply voltage exceeding a threshold voltage. 16. The startup method of claim 12 , wherein switching on the impedance switch transistor comprises switching on a PMOS impedance switch transistor responsive to the controller power supply voltage exceeding a threshold voltage. 17. The startup method of claim 13 , wherein charging the power supply capacitor through the low impedance charging path occurs while the controller voltage is greater than the threshold voltage and less than a power on reset value. 18. The startup method of claim 16 , further comprising: charging a zener diode to form a zener breakdown voltage; switching on a startup switch transistor coupled to a primary winding of a transformer to charge a source of the startup switch transistor responsive to zener breakdown voltage; and rectifying the charge on the source of the startup switch transistor through a startup diode to charge a first node, wherein both the high impedance charging path and the low impedance charging path are charged by the charging of the first node. 19. A startup circuit for a switching power converter, comprising: a first resistor connected to form part of a charging path for a Vcc capacitor; a second resistor connected to form part of the charging path for the Vcc capacitor; a path switching transistor having a first terminal connected to the first resistor and having a second terminal connected to the second resistor, wherein: when the path switching transistor is in an ON state, the second resistor is determinative of an impedance of the charging path for the Vcc capacitor such that the charging path is a low-impedance path for charging the Vcc capacitor, and when the path switching transistor is in an OFF state, the first resistor is determinative of the impedance of the charging path for the Vcc capacitor such that the charging path is a high-impedance path for charging the Vcc capacitor; and a switch controller coupled to the path switching transistor and configured to compare a capacitor voltage across the Vcc capacitor to a threshold voltage, to place the path switching transistor in an ON state when the capacitor voltage is less than the threshold voltage, and to place the path switching transistor in a

Assignees

Inventors

Classifications

  • Electricity · mapped topic

  • having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer · CPC title

  • H02M1/36Primary

    Means for starting or stopping converters · CPC title

  • Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters · CPC title

  • using semiconductor devices only · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10075063B2 cover?
A startup circuit is provided for establishing the Vcc voltage level of a switching power converter. The startup circuit uses a switch controller and path switching transistor to provide a two-stage Vcc capacitor charging that reduces startup time while avoiding short circuit damage through the alternate usage of a high impedance charging path and a low-impedance charging path.
Who is the assignee on this patent?
Dialog Semiconductor Inc
What technology area does this patent fall under?
Primary CPC classification H02M1/36. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 11 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).