Method of hybrid message passing with shared memory

US10069779B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10069779-B2
Application numberUS-201313849716-A
CountryUS
Kind codeB2
Filing dateMar 25, 2013
Priority dateMar 25, 2013
Publication dateSep 4, 2018
Grant dateSep 4, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method of communicating data between at least two coprocessors in a single computing environment wherein one of the coprocessors is a transmitting processor and the other of the coprocessors is a receiving processor and the single computing environment includes a memory accessible by the coprocessors includes, among other things, determining in the transmitting processor the size of data to be communicated, attaching the data to a message and transmitting the message to the receiving processor if the size of the data is below or equal to a predetermined threshold value, and transmitting to the receiving processor a pointer that points to a location of the data in the memory if the size of the data is above the predetermined threshold value.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of communicating data between coprocessors, comprising: determining, at a first processor, whether data to be communicated exceeds a an adaptable size threshold, wherein the adaptable size threshold is based at least in part on a network latency; in response to determining that the data is at least one of less than or equal to the predetermined size threshold, including the data in a message; in response to determining that the data exceeds the predetermined size threshold, including a unique identifier associated with the data in the message; determining whether there is metadata associated with the data; in response to determining that there is metadata associated with the data, including the metadata in the message; and transmitting the message to a second processor. 2. The method of claim 1 , further comprising moving the data to a memory location accessible by the first processor and the second processor, in response to determining that the data exceeds the threshold. 3. The method of claim 2 , wherein the unique identifier is prepended to the data in the memory location accessible by the first processor and the second processor. 4. The method of claim 1 , further comprising including a pointer in the message, in response to determining that the data exceeds the threshold, wherein the pointer includes an address of a memory location accessible by the first processor and the second processor. 5. The method of claim 4 , wherein the unique identifier includes a timestamp. 6. The method of claim 1 , wherein the network latency is determined from a timestamp included with the data. 7. The method of claim 1 , wherein the network latency is based at least in part on a transmit time between the first processor and the second processor. 8. The method of claim 1 , wherein the first processor transmits the message to the second processor and a third processor. 9. The method of claim 1 , wherein the first processor and the second processor are included in a single computing environment. 10. A method of efficiently communicating data between coprocessors in a single computing environment, comprising: determining, at a first processor, whether data to be communicated exceeds an adaptable size threshold, wherein the adaptable size threshold is based at least in part on a network latency; in response to determining that the data is at least one of less than or equal to the adaptable size threshold, including the data in a message; in response to determining that the data exceeds the adaptable size threshold, determining if the data already exists in a memory location accessible by the first processor and the second processor; in response to determining that the data does not exist in the memory location accessible by the first processor and the second processor, including a unique identifier associated with the data in the message, and moving the data and the unique identifier to the memory location accessible by the first processor and the second processor; determining whether there is metadata associated with the data; in response to determining that there is metadata associated with the data, including the metadata in the message; and transmitting the message to a second processor. 11. The method of claim 10 , wherein the network latency is determined from a timestamp included with the data. 12. The method of claim 11 , wherein the unique identifier includes the timestamp included with the data. 13. The method of claim 12 , wherein the adaptable size threshold value is included in a configuration file.

Assignees

Inventors

Classifications

  • G06F15/163Primary

    Interprocessor communication · CPC title

  • H04L51/18Primary

    Commands or executable codes · CPC title

  • Interoperability with other network applications or services · CPC title

  • Annexed information, e.g. attachments · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10069779B2 cover?
A method of communicating data between at least two coprocessors in a single computing environment wherein one of the coprocessors is a transmitting processor and the other of the coprocessors is a receiving processor and the single computing environment includes a memory accessible by the coprocessors includes, among other things, determining in the transmitting processor the size of data to b…
Who is the assignee on this patent?
Ge Aviation Systems Llc
What technology area does this patent fall under?
Primary CPC classification G06F15/163. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 04 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).