Semiconductor integrated circuit, variable gain amplifier, and sensing system

US10063201B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10063201-B2
Application numberUS-201715820169-A
CountryUS
Kind codeB2
Filing dateNov 21, 2017
Priority dateOct 1, 2014
Publication dateAug 28, 2018
Grant dateAug 28, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor integrated circuit includes a first pad provided on one end side of a first resistive element and one end side of a second resistive element externally provided, a second pad provided on a different end side of the first resistive element, a third pad provided on a different end side of the second resistive element and one end side of a third resistive element externally provided, an operation amplifier, a first signal line, wired between an output terminal of the operation amplifier and the first pad, a second signal line wired between an inverting input terminal of the operation amplifier and the second pad, a third signal line wired between the inverting input terminal of the operational amplifier and the third pad, a first ESD protection element, provided to the first signal line, a fourth signal line, through which a voltage signal of the first pad.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor integrated circuit comprising: a first pad provided on one end side of a first resistive element and one end side of a second resistive element externally provided; a second pad provided on a different end side of the first resistive element; a third pad provided on a different end side of the second resistive element and one end side of a third resistive element externally provided; an operation amplifier; a first signal line wired between an output terminal of the operation amplifier and the first pad; a second signal line wired between an inverting input terminal of the operation amplifier and the second pad; a third signal line wired between the inverting input terminal of the operational amplifier and the third pad; a first ESD (Electrostatic Discharge) protection element provided to the first signal line; a fourth signal line, through which a voltage signal of the first pad is transmitted, the fourth signal line being connected to the first pad, a first switch provided on the first signal line; a second switch provided on the second signal line; and a third switch provided on the third signal line, wherein a reference voltage is supplied to a non-inverting input terminal of the operation amplifier. 2. The semiconductor integrated circuit according to claim 1 , wherein an input current is supplied to the second pad and an input voltage is supplied to the third pad. 3. The semiconductor integrated circuit according to claim 1 , wherein at least one of the first switch, the second switch and the third switch is set by a register. 4. A variable gain amplifier comprising: the first resistive element; the second resistive element; the third resistive element; and the semiconductor integrated circuit according to claim 1 . 5. A semiconductor integrated circuit comprising: a first pad provided on one end side of a first resistive element and one end side of a second resistive element and one end side of a fourth resistive element and one end side of a fifth resistive element externally provided; a second pad provided on a different end side of the first resistive element; a third pad provided on a different end side of the second resistive element and one end side of a third resistive element externally provided; a fourth pad provided on a different end side of the fourth resistive element; a fifth pad provided on a different end side of the fifth resistive element and one end side of a sixth resistive element externally provided; an operation amplifier; a first signal line wired between an output terminal of the operation amplifier and the first pad; a second signal line wired between an inverting input terminal of the operation amplifier and the second pad; a third signal line wired between the inverting input terminal of the operational amplifier and the third pad; a fifth signal line wired between the inverting input terminal of the operational amplifier and the fourth pad; a sixth signal line wired between the inverting input terminal of the operational amplifier and the fifth pad; a first ESD (Electrostatic Discharge) protection element provided to the first signal line; a fourth signal line, through which a voltage signal of the first pad is transmitted, the fourth signal line being connected to the first pad, a first switch provided on the first signal line; a second switch provided on the second signal line; a third switch provided on the third signal line; a fourth switch provided on the fifth signal line; and a fifth switch provided on the sixth signal line, wherein a reference voltage is supplied to a non-inverting input terminal of the operation amplifier. 6. The semiconductor integrated circuit according to claim 5 , wherein a first input current is supplied to the second pad and a second input current is supplied to the fourth pad and a first input voltage is supplied to the third pad and a second input voltage is supplied to the fifth pad. 7. The semiconductor integrated circuit according to claim 5 , at least one of the first switch, the second switch, the third switch, the fourth switch, the fifth switch is set by a register. 8. A variable gain amplifier comprising: the first resistive element; the second resistive element; the third resistive element; the fourth resistive element; the fifth resistive element; the sixth resistive element; and the semiconductor integrated circuit according to claim 5 .

Assignees

Inventors

Classifications

  • H03G3/02Primary

    Manually-operated control {(H03G3/001 and H03G3/002 take precedence)} · CPC title

  • the IC comprising one or more passive resistors by feedback · CPC title

  • Two or more differential amplifiers in IC-block form are combined, e.g. measuring amplifiers · CPC title

  • using IC blocks as the active amplifying circuit · CPC title

  • the FBC comprising one or more passive resistors and being coupled between the LC and the IC · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10063201B2 cover?
A semiconductor integrated circuit includes a first pad provided on one end side of a first resistive element and one end side of a second resistive element externally provided, a second pad provided on a different end side of the first resistive element, a third pad provided on a different end side of the second resistive element and one end side of a third resistive element externally provide…
Who is the assignee on this patent?
Renesas Electronics Corp
What technology area does this patent fall under?
Primary CPC classification H03G3/02. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 28 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).