PatentsDB

Hardware based memory migration and resilvering

US10061534B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10061534-B2
Application numberUS-201113994150-A
CountryUS
Kind codeB2
Filing dateDec 1, 2011
Priority dateDec 1, 2011
Publication dateAug 28, 2018
Grant dateAug 28, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Method, apparatus and systems for performing hardware-based memory migration and copy operations. Under the method, a first portion of memory in a computer system accessed via a first memory controller is migrated or copied to a second portion of memory accessed via a second memory controller using a hardware-based scheme that is implemented independent of and transparent to software running on a computer system. The memory migration and/or copy operations can be used to initialize a memory mirror configuration under which data in first and second portions of memory are mirrored, and to perform memory migration operations in which data in a first portion of memory is migrated to a second portion of memory under the control of hardware in a manner in which the memory migration can be performed during run-time without a significant reduction in performance. In addition, poison data indicating failed cache lines may be migrated or copied such that data corresponding to migrated or copied poisoned cache lines are not used.

First claim

Opening claim text (preview).

What is claimed is: 1. A method, comprising: performing memory access operations with a first and second memory controller integrated on a processor in a computer system including an operating system running on the computer system in system memory and system BIOS, the first and second memory controller being implemented to respectively access first and second portions of system memory, each of the first and second portions of system memory including respective sets of one or more…

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

View patent family 48535909

External sources

Next steps

Free tools are coming soon. Tell us what you want to track and we'll notify you.

Get alerts for this patentView on Google Patents

Request deeper analysis

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10061534B2 cover?
Method, apparatus and systems for performing hardware-based memory migration and copy operations. Under the method, a first portion of memory in a computer system accessed via a first memory controller is migrated or copied to a second portion of memory accessed via a second memory controller using a hardware-based scheme that is implemented independent of and transparent to software running on…
Who is the assignee on this patent?
Gupta Saurabh, Muthiyalu Satish, Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F11/1666. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 28 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).