Analog/digital input architecture having programmable analog output mode

US10054965B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10054965-B2
Application numberUS-201514819967-A
CountryUS
Kind codeB2
Filing dateAug 6, 2015
Priority dateAug 6, 2015
Publication dateAug 21, 2018
Grant dateAug 21, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Apparatuses and systems for analog/digital input architecture having programmable analog output mode are described herein. One apparatus includes a current source component to create a current source, a pulse-width modulation (PWM) control component to implement an analog output mode, wherein the analog output mode is implemented on a same input/output terminal as at least one other device mode, a dither input component to receive a dither signal, a current shunt component to create an input shunt, a resistance/thermistor input pull-up component to provide an excitation voltage, a voltage/current input scaling component to provide input prescaling, an input protection component to protect at least one port of the apparatus from damage, and an input filter component to provide filtering to high frequency noise.

First claim

Opening claim text (preview).

What is claimed: 1. An apparatus, comprising: input filter circuitry connected to an input terminal of the apparatus to provide filtering to an input signal; current shunt circuitry connected to the input filter circuitry to create an input shunt while the apparatus is operating in a current mode to determine a current associated with the input signal; input protection circuitry connected to the current shunt circuitry to protect the input terminal from damage; resistance/thermistor input pull-up circuitry connected to the current shunt circuitry to provide an excitation voltage while the apparatus is operating in a resistance mode to determine a resistance associated with the input signal; voltage/current input scaling circuitry connected to the resistance/thermistor input pull-up circuitry to provide input prescaling while the apparatus is operating in a voltage mode to determine a voltage associated with the input signal, an analog output mode to provide an analog output, a digital/pulse counting mode to determine a number of pulses received at the input terminal over a particular period of time, and the current mode; dither input circuitry connected to the voltage/current input scaling circuitry to receive a dither signal; pulse-width modulation (PWM) control circuitry to provide a voltage gain to the analog output while the apparatus is operating in the analog output mode; and current source circuitry to create a current source to limit a current of the analog output while the apparatus is operating in the analog output mode and to limit a wetting current while the apparatus is operating in the digital/pulse counting mode. 2. The apparatus of claim 1 , wherein the apparatus is configured to control a refrigeration system. 3. The apparatus of claim 1 , wherein the current shunt circuitry is configured to allow a continuous application of 28V AC to an input terminal of the apparatus without damage to the apparatus. 4. The apparatus of claim 1 , wherein the analog output mode is run in a calibrated open loop mode. 5. The apparatus of claim 1 , wherein the analog output mode is run using proportional-integral-derivative (PID) loop control with voltage feedback. 6. An apparatus, comprising: a substrate; and a dual channel apparatus on the substrate, the dual channel apparatus including: input filter circuitry connected to an input terminal of the apparatus to provide filtering to an input signal; current shunt circuitry connected to the input filter circuitry to create an input shunt while the apparatus is operating in a current mode to determine a current associated with the input signal; input protection circuitry connected to the current shunt circuitry to protect the input terminal from damage; resistance/thermistor input pull-up circuitry connected to the current shunt circuitry to provide an excitation voltage while the apparatus is operating in a resistance mode to determine a resistance associated with the input signal; voltage/current input scaling circuitry connected to the resistance/thermistor input pull-up circuitry to provide input prescaling while the apparatus is operating in a voltage mode to determine a voltage associated with the input signal, an analog output mode to provide an analog output, a digital/pulse counting mode to determine a number of pulses received at the input terminal over a particular period of time, and the current mode; dither input circuitry connected to the voltage/current input scaling circuitry to receive a dither signal; pulse-width modulation (PWM) control circuitry connected to the input protection circuitry to provide a voltage gain to the analog output while the apparatus is operating in the analog output mode; and current source circuitry connected to the PWM control circuitry to create a current source to limit a current of the analog output while the apparatus is operating in the analog output mode and to limit a wetting current while the apparatus is operating in the digital/pulse counting mode; wherein the apparatus is configured to be disposed in a refrigeration rack and is configured to control a refrigeration system. 7. The apparatus of claim 6 , wherein a width of the dual channel apparatus is between 0.74 and 0.76 inches, and wherein a length of the dual channel apparatus is between 2.14 and 2.16 inches. 8. The apparatus of claim 6 , wherein the apparatus includes a plurality of dual channel apparatuses on the substrate. 9. The apparatus of claim 8 , wherein the apparatus includes 8 dual channel apparatuses on the substrate, and wherein a width of the substrate does not exceed 5 inches and a length of the substrate does not exceed 7 inches. 10. A system, comprising: an apparatus, including: current source circuitry, pulse-width modulation (PWM) control circuitry, dither input circuitry, current shunt circuitry, resistance/thermistor input pull-up circuitry, voltage/current input scaling circuitry, input protection circuitry, and input filter circuitry; a memory; and a processor configured to execute executable instructions stored in the memory to: cause the apparatus to enable a particular mode of a plurality of modes by causing a modification of an operation of at least one of the current source circuitry, pulse-width modulation (PWM) control circuitry, dither input circuitry, current shunt circuitry, resistance/thermistor input pull-up circuitry, voltage/current input scaling circuitry, input protection circuitry, and input filter circuitry, wherein: the input filter circuitry is connected to an input terminal of the apparatus and configured to provide filtering to an input signal; the current shunt circuitry is connected to the input filter circuitry and configured to create an input shunt while the apparatus is operating in a current mode to determine a current associated with the input signal; the input protection circuitry is connected to the current shunt circuitry and configured to protect the input terminal from damage; the resistance/thermistor input pull-up circuitry is connected to the current shunt circuitry and configured to provide an excitation voltage while the apparatus is operating in a resistance mode to determine a resistance associated with the input signal; the voltage/current input scaling circuitry is connected to the resistance/thermistor input pull-up circuitry and configured to provide input prescaling while the apparatus is operating in a voltage mode to determine a voltage associated with the input signal, an analog output mode to provide an analog output, a digital/pulse counting mode to determine a number of pulses received at the input terminal over a particular period of time, and the current mode; the dither input circuitry is connected to the voltage/current input scaling circuitry and configured to receive a dither signal; the pulse-width modulation (PWM) control circuitry is connected to the input protection circuitry and configured to provide a voltage gain to the analog output while the apparatus is operating in the analog output mode; and the current source circuitry is connected to the PWM control circuitry and configured to create a current source to limit a current of the analog output while the apparatus is operating in the analog output mode and to limit a wetting current while the apparatus is operating in the digital/pulse counting mode. 11. The system of claim 10 , wherein the processor is configured to execute instructions stored in the memory to cause the apparatus to enable the current mode, and wherein enabling the current mode includes: setting a logic level of the current shunt circuitry to high; setting a logic level of the voltage/current input

Assignees

Inventors

Classifications

  • G05F1/10Primary

    Regulating voltage or current  (G05F1/02 takes precedence) · CPC title

  • with automatic control of output voltage or current, e.g. switching regulators · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10054965B2 cover?
Apparatuses and systems for analog/digital input architecture having programmable analog output mode are described herein. One apparatus includes a current source component to create a current source, a pulse-width modulation (PWM) control component to implement an analog output mode, wherein the analog output mode is implemented on a same input/output terminal as at least one other device mode…
Who is the assignee on this patent?
Honeywell Int Inc
What technology area does this patent fall under?
Primary CPC classification G05F1/10. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 21 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).