Package substrate and semiconductor package including the same
US-2024429153-A1 · Dec 26, 2024 · US
US10049967B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10049967-B2 |
| Application number | US-201615737525-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 16, 2016 |
| Priority date | Jun 19, 2015 |
| Publication date | Aug 14, 2018 |
| Grant date | Aug 14, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method of producing an optoelectronic component includes providing a lead frame having an upper side including a contact region and a chip reception region raised relative to the contact region; arranging an electrically conductive element on the contact region; embedding the lead frame in a molded body, wherein the contact region is covered by the molded body, and the chip reception region and the electrically conductive element remain accessible on an upper side of the molded body; arranging an optoelectronic semiconductor chip on the chip reception region; and connecting the optoelectronic semiconductor chip and the electrically conductive element by a bonding wire.
Opening claim text (preview).
The invention claimed is: 1. A method of producing an optoelectronic component comprising: providing a lead frame having an upper side comprising a contact region and a chip reception region raised relative to the contact region; arranging an electrically conductive element on the contact region; embedding the lead frame in a molded body, wherein the contact region is covered by the molded body, and the chip reception region and the electrically conductive element remain accessible on an upper side of the molded body; arranging an optoelectronic semiconductor chip on the chip reception region; and connecting the optoelectronic semiconductor chip and the electrically conductive element by a bonding wire. 2. The method according to claim 1 , wherein the electrically conductive element is arranged on the contact region such that it protrudes beyond the chip reception region, and the electrically conductive element is pressed flat before the embedding of the lead frame in the molded body such that the electrically conductive element has the same height as the chip reception region. 3. The method according to claim 2 , wherein pressing the electrically conductive element flat is carried out by a closure pressure of a molding tool. 4. The method according to claim 1 , wherein the electrically conductive element is arranged in a recess provided in the contact region. 5. The method according to claim 1 , wherein the electrically conductive element is fixed on the contact region by an electrically conductive bonding medium. 6. The method according to claim 1 , wherein the lead frame is provided having a first lead frame section and a second lead frame section, an electrically conductive element is respectively arranged on the upper side of the first lead frame section and on the upper side of the second lead frame section, and the two electrically conductive elements connect to the optoelectronic semiconductor chip via bonding wires. 7. The method according to claim 1 further comprising: arranging a protective chip on the upper side of the lead frame, the protective chip being embedded in the molded body. 8. An optoelectronic component comprising a carrier and an optoelectronic semiconductor chip, wherein the carrier comprises a lead frame embedded in a molded body, the lead frame comprises an upper side having a contact region and a chip reception region raised relative to the contact region, an electrically conductive element is arranged on the contact region, the contact region is covered by the molded body, the chip reception region and the electrically conductive element are accessible on an upper side of the molded body, and the optoelectronic semi-conductor chip is arranged on the chip reception region and connects to the electrically conductive element by a bonding wire. 9. The optoelectronic component according to claim 8 , wherein the chip reception region is flush with a section of the upper side of the molded body. 10. The optoelectronic component according to claim 8 , wherein the chip reception region has an undercut at the boundary with the contact region. 11. The optoelectronic component according to claim 8 , wherein the molded body forms a cavity on its upper side, and the optoelectronic semiconductor chip is arranged in the cavity. 12. The optoelectronic component according to claim 8 , wherein the lead frame is accessible on a lower side, lying opposite the upper side, of the molded body. 13. The optoelectronic component according to claim 8 , wherein the optoelectronic component comprises a further optoelectronic semiconductor chip. 14. The optoelectronic component according to claim 13 , wherein the lead frame comprises a further chip reception region raised relative to the contact region, and the further optoelectronic semiconductor chip is arranged on the further chip reception region.
between a chip and a stacked lead frame, conducting package substrate or heat sink · CPC title
Package configurations · CPC title
Shapes or dispositions · CPC title
Electricity · mapped topic
Electricity · mapped topic
Related publications grouped by family.
Answers are generated from the same data shown on this page.