Diagnostic data generation apparatus, integrated circuit and method of generating diagnostic data

US10049428B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10049428-B2
Application numberUS-201214390193-A
CountryUS
Kind codeB2
Filing dateApr 5, 2012
Priority dateApr 5, 2012
Publication dateAug 14, 2018
Grant dateAug 14, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A diagnostic data generation apparatus for a display controller comprises an underrun detector arranged to monitor, when in use, buffer depletion in order to detect an underrun condition. The underrun condition results from a data feed lag associated with a mismatch between a buffer fill rate and a predetermined output data rate. The underrun detector is arranged to generate diagnostic data in response to detection of the underrun condition, the diagnostic data identifying the underrun condition and a location in an array of pixels associated with the underrun condition.

First claim

Opening claim text (preview).

The invention claimed is: 1. A diagnostic data generation apparatus for a display controller, the apparatus comprising: a buffer to store pixel data; and an underrun detector coupled to the buffer, the underrun detector to monitor buffer depletion in order to detect an underrun condition, to generate diagnostic data in response to detection of the underrun condition, wherein the diagnostic data identifies the underrun condition and a location in an array of pixels associated with the underrun condition, and the location in the array of pixels associated with the underrun condition is X and Y coordinates of a viewable area of a display that are affected by the underrun condition. 2. The apparatus as claimed in claim 1 , wherein the underrun detector is arranged to calculate the location in the array of pixels associated with the underrun condition. 3. The apparatus as claimed in claim 2 , wherein the location in the array is calculated by identifying expected pixel data that is not available in response to a memory access. 4. The apparatus as claimed in claim 1 , wherein the underrun detector is arranged to determine a plane associated with the underrun condition. 5. The apparatus as claimed in claim 4 , wherein the diagnostic data includes data identifying the plane identified. 6. The apparatus as claimed in claim 1 , wherein the underrun detector is arranged to determine a layer associated with the underrun condition. 7. The apparatus as claimed in claim 6 , wherein the diagnostic data includes data identifying the layer identified. 8. The apparatus as claimed in claim 1 , wherein the underrun detector is arranged to store the diagnostic data. 9. The apparatus as claimed in claim 8 , wherein the stored diagnostic data is accessible by a debug unit. 10. The apparatus as claimed in claim 1 , wherein the underrun detector is arranged to generate an interrupt in response to the detection of the underrun condition. 11. The apparatus as claimed in claim 1 , wherein the apparatus is included in a display controller. 12. The apparatus as claimed in claim 11 , further comprising: an input buffer; a memory access unit capable of loading image data from a memory into the input buffer at a memory access rate; and an output at which processed image data is provided at the predetermined output rate. 13. The apparatus as claimed in claim 1 , wherein the apparatus is included in a system-on-chip. 14. The apparatus as claimed in claim 13 , the system-on-chip comprising a display controller which includes the apparatus. 15. The apparatus as claimed in claim 13 , the system-on-chip further comprising: a processing unit; and a memory. 16. The apparatus as claimed in claim 1 , wherein the underrun condition results from a data feed lag associated with a mismatch between a buffer fill rate of the buffer and a predetermined output data rate. 17. A method of generating diagnostic data for a graphics controller, the method comprising: monitoring buffer depletion in order to detect an underrun condition; and generating diagnostic data in response to detection of the underrun condition, the diagnostic data identifying the underrun condition and a location in an array of pixels associated with the underrun condition, and the location in the array of pixels associated with the underrun condition is X and Y coordinates of a viewable area of a display that are affected by the underrun condition. 18. The method of claim 17 , wherein the underrun condition results from a data feed lag associated with a mismatch between a buffer fill rate of the buffer and a predetermined output data rate. 19. A method of generating diagnostic data for a graphics controller, the method comprising: monitoring buffer depletion in order to detect an underrun condition resulting from a data feed lag associated with a mismatch between a buffer fill rate and a predetermined output data rate; and generating diagnostic data in response to detection of the underrun condition, the diagnostic data identifying the underrun condition and a location in a viewable area of a display associated with the underrun condition, and the location of the viewable area of a display associated with the underrun condition is in X and Y coordinates.

Assignees

Inventors

Classifications

  • Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto (suitable for both CRT and flat panel G09G5/003; specific for a CRT G09G1/165) · CPC title

  • Arrangements for updating the contents of the bit-mapped memory · CPC title

  • G09G3/20Primary

    for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

  • Adapting incoming signals to the display format of the display terminal · CPC title

  • characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10049428B2 cover?
A diagnostic data generation apparatus for a display controller comprises an underrun detector arranged to monitor, when in use, buffer depletion in order to detect an underrun condition. The underrun condition results from a data feed lag associated with a mismatch between a buffer fill rate and a predetermined output data rate. The underrun detector is arranged to generate diagnostic data in …
Who is the assignee on this patent?
Staudenmaier Michael, Bajaj Kshitij, Kumar Mehul, and 3 more
What technology area does this patent fall under?
Primary CPC classification G09G3/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 14 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).