Light emitting device reflective bank structure

US10043784B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10043784-B2
Application numberUS-201715426947-A
CountryUS
Kind codeB2
Filing dateFeb 7, 2017
Priority dateDec 10, 2012
Publication dateAug 7, 2018
Grant dateAug 7, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Reflective bank structures for light emitting devices are described. The reflective bank structure may include a substrate, an insulating layer on the substrate, and an array of bank openings in the insulating layer with each bank opening including a bottom surface and sidewalls. A reflective layer spans sidewalls of each of the bank openings in the insulating layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A light emitting structure comprising: a substrate; a bank layer on the substrate; a vertical light emitting diode (LED) device mounted on a conductive contact pad adjacent the bank layer, wherein the vertical LED device includes: a micro p-n diode that includes a top surface, a bottom surface, and a plurality of layers including a p-doped layer, an n-doped layer, and a quantum well layer between the p-doped layer and the n-doped layer; a top conductive electrode; and a bottom conductive electrode, wherein the bottom surface of the micro p-n diode is wider than the bottom conductive electrode; a transparent conductor layer over and in electrical contact with the top conductive electrode of the vertical LED device; and an electrode terminal on the bank layer, wherein the transparent conductor layer electrically connects the top conductive electrode with the electrode terminal. 2. The light emitting structure of claim 1 , wherein the bottom conductive electrode comprises a metal stack. 3. The light emitting structure of claim 1 , wherein the bottom conductive electrode is bonded to the conductive contact pad with a bonding layer comprising a material selected from the group consisting of indium, gold, silver, molybdenum, tin, and aluminum. 4. The light emitting structure of claim 1 , wherein the electrode terminal is a cathode, and the conductive contact pad is an anode. 5. The light emitting structure of claim 1 , further comprising a passivation layer spanning sidewalls of the micro p-n diode. 6. The light emitting structure of claim 5 , further comprising an array of vertical LED devices mounted to an array of conductive pads. 7. The light emitting structure of claim 6 , wherein the sidewall passivation layer spans sidewalls of each micro p-n diode, and the transparent conductor layer electrically connects the top conductive electrode of each vertical LED device with the electrode terminal. 8. The light emitting structure of claim 1 , wherein the vertical LED device has a maximum width of 1 um-100 um and the micro p-n diode includes one or more of the plurality of layers is based on II-VI materials or III-V materials. 9. The light emitting structure of claim 8 , wherein the bottom conductive electrode comprises a metal stack. 10. The light emitting structure of claim 8 , wherein the bottom conductive electrode is bonded to the conductive contact pad with a bonding layer comprising a material selected from the group consisting of indium, gold, silver, molybdenum, tin, and aluminum. 11. The light emitting structure of claim 8 , further comprising an electrode terminal on the bank layer, wherein the transparent conductor layer electrically connects the top conductive electrode with the electrode terminal. 12. The light emitting structure of claim 11 , wherein the electrode terminal is a cathode, and the conductive contact pad is an anode. 13. The light emitting structure of claim 11 , further comprising a passivation layer spanning sidewalls of the micro p-n diode. 14. The light emitting structure of claim 13 , further comprising an array of vertical LED devices mounted to an array of conductive pads. 15. The light emitting structure of claim 14 , wherein the sidewall passivation layer spans sidewalls of each micro p-n diode, and the transparent conductor layer electrically connects the top conductive electrode of each vertical LED device with the electrode terminal. 16. The light emitting structure of claim 15 , further comprising one or more integrated circuits interconnected with the array of conductive pads.

Assignees

Inventors

Classifications

  • Configurations of laterally-adjacent chips · CPC title

  • On different surfaces · CPC title

  • batch processes · CPC title

  • of die-attach connectors · CPC title

  • Connecting interconnections to insulating or insulated package substrates, interposers or redistribution layers · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10043784B2 cover?
Reflective bank structures for light emitting devices are described. The reflective bank structure may include a substrate, an insulating layer on the substrate, and an array of bank openings in the insulating layer with each bank opening including a bottom surface and sidewalls. A reflective layer spans sidewalls of each of the bank openings in the insulating layer.
Who is the assignee on this patent?
Apple Inc
What technology area does this patent fall under?
Primary CPC classification H10W90/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 07 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).