Universal ethernet solution

US10042793B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10042793-B2
Application numberUS-201414895544-A
CountryUS
Kind codeB2
Filing dateJun 19, 2014
Priority dateJun 19, 2013
Publication dateAug 7, 2018
Grant dateAug 7, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A monolithic integrated circuit that supports multiple industrial Ethernet protocols, fieldbus protocols, and industrial application processing, providing a single hardware platform usable to build different automation devices/equipment implemented in an industrial network, such as controllers, field devices, network communication nodes, etc. The monolithic integrated circuit includes: one application processor core operable to execute an industrial application and Ethernet connectivity/management code, including standard Ethernet connectivity/management code and industrial Ethernet connectivity/management code; a real time processor configured to support a plurality of industrial Ethernet data link layers; an interface configured to be coupled to an external non volatile memory from which the at least one application processor is configured for execute in place processing; and an on-chip RAM having a capacity sufficient to eliminate the need for external RAM in execution by the at least one application processor core of an operating system, the industrial application, and the Ethernet connectivity/management code.

First claim

Opening claim text (preview).

What is claimed is: 1. A monolithic integrated circuit, comprising: at least one application processor core operable to execute an industrial application and Ethernet connectivity/management code, including standard Ethernet connectivity/management code and industrial Ethernet connectivity/management code; a real-time processing module configured to support a plurality of industrial Ethernet data link layers; an interface configured to be coupled to an external non-volatile memory from which the at least one application processor is configured for execute-in-place processing; on-chip RAM having a capacity sufficient to eliminate the need for external RAM in execution by the at least one application processor core of an operating system, the industrial application, and the Ethernet connectivity/management code; wherein the at least one processor is configured to execute-in-place from the external non-volatile memory at least one of the operating system, the industrial application, and the Ethernet connectivity/management code, and wherein the monolithic integrated circuit is configured such that during execution the on-chip RAM (i) stores at least the changeable process data associated with execution of the operating system, the industrial application, and the Ethernet connectivity/management code, and (ii) does not store code associated with each of the operating system, the industrial application, and the Ethernet connectivity/management code that is subject to execution-in-place; and wherein (i) for each of the operating system, industrial application, and Ethernet connectivity/management code that is configured to be executed-in-place from the external non-volatile memory, the on-chip RAM stores neither the associated initialized data segment nor the associated code, or (ii) for at least one of the operating system, industrial application, and Ethernet connectivity/management code that is configured to be executed-in-place from the external non-volatile memory, the on-chip RAM stores the associated initialized data segment and does not store the associated code. 2. The monolithic integrated circuit according to claim 1 , further comprising a master/slave external bus interface configured to provide for direct master/slave communications with another microprocessor. 3. The monolithic integrated circuit according to claim 1 , further comprising a soft real-time Ethernet switch, hard real-time Ethernet interfaces, and at least one low-speed fieldbus/comms interface. 4. The monolithic integrated circuit according to claim 3 , further comprising at least one port multiplexor configured for multiplexing said soft real-time Ethernet switch and hard real-time Ethernet interfaces to at least one port of the monolithic integrated circuit. 5. The monolithic integrated circuit according to claim 3 , wherein the soft real-time Ethernet switch, the hard real-time Ethernet interfaces, and the at least one low-speed fieldbus/comms interface each include corresponding physical layer (PHY) circuitry for each of respective protocols needed for the Ethernet and the at least one fieldbus/comms. 6. The monolithic integrated circuit according to claim 1 , wherein the monolithic integrated circuit does not include on-chip Flash memory. 7. The monolithic integrated circuit according to claim 6 , wherein the monolithic integrated circuit does not include any on-chip non-volatile memory used for storing any one or more of (i) the industrial application, (ii) the Ethernet connectivity/management code, and (iii) the operating system. 8. The monolithic integrated circuit according to claim 1 , wherein during execution at least one of the following code is stored in and executed from the on-chip RAM: (i) performance and latency critical code, such as the real-time processor code; (ii) self-modifying code; and (iii) code whose execution purpose is not compatible with XIP, including any erase/write routines for the external non-volatile memory. 9. The monolithic integrated circuit according to claim 1 , wherein the on-chip RAM has a capacity of at least 2 MB, the capacity being sufficient as main execution memory for execution by the at least one application processor of the operating system, the industrial application, and the Ethernet connectivity/management code. 10. The monolithic integrated circuit according to claim 1 , wherein the on-chip RAM has a capacity of about 2 MB to about 128 MB, or wherein the on-chip RAM has a capacity of about 2 MB to about 6 MB, or wherein the on-chip RAM has a capacity of about 6 MB to about 15 MB, or wherein the on-chip RAM has a capacity of about 15 MB to about 25 MB, or wherein the on-chip RAM has a capacity of about 50 MB to about 128 MB. 11. An industrial network, comprising: at least one field device comprising a monolithic integrated circuit according to claim 1 ; at least one automation control unit comprising a monolithic integrated circuit according to claim 1 ; and at least one operator unit having an operator interface comprising a monolithic integrated circuit according to claim 1 . 12. An industrial network according to claim 11 , wherein the at least one field device comprises at least one of an input/output unit, a sensor, and an actuator; wherein the at least one control unit comprises at least one of a programmable logic controller, programmable automation controller, a communication module, and a drive; and wherein the at least one operator unit comprises at least one of a human-machine-interface (HMI) device and a SCADA computing device.

Assignees

Inventors

Classifications

  • Integrated on microchip, e.g. switch-on-chip · CPC title

  • Protocol engines · CPC title

  • with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD] · CPC title

  • for local area network [LAN], e.g. Ethernet switches · CPC title

  • G06F13/28Primary

    using burst mode transfer, e.g. direct memory access {DMA}, cycle steal (G06F13/32 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10042793B2 cover?
A monolithic integrated circuit that supports multiple industrial Ethernet protocols, fieldbus protocols, and industrial application processing, providing a single hardware platform usable to build different automation devices/equipment implemented in an industrial network, such as controllers, field devices, network communication nodes, etc. The monolithic integrated circuit includes: one appl…
Who is the assignee on this patent?
Schneider Electric Ind Sas
What technology area does this patent fall under?
Primary CPC classification G06F13/28. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 07 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).