Peaking inductor array for peaking control unit of transceiver
US-9748927-B2 · Aug 29, 2017 · US
US10038468B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10038468-B2 |
| Application number | US-201715671408-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 8, 2017 |
| Priority date | Aug 3, 2015 |
| Publication date | Jul 31, 2018 |
| Grant date | Jul 31, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments relate to peaking inductor array for a peaking control unit of a transceiver. An aspect includes the peaking inductor array comprising a plurality of cells connected in parallel, each cell comprising a respective active inductor. Another aspect includes each of the plurality of cells further comprising a decoupling capacitor.
Opening claim text (preview).
What is claimed is: 1. A peaking control unit of a transceiver, comprising: a linear equalizer; a direct current (DC) diode array; and a peaking inductor array connected in parallel with the DC diode array, the peaking inductor array comprising: a plurality of cells connected in parallel, wherein each cell comprises a respective active inductor, a respective decoupling capacitor, and a respective selectable resistor, wherein each respective active inductor comprises a respective first field effect transistor (FET) in series with a respective second FET, wherein the respective decoupling capacitor and the respective selectable resistor in each cell are connected in series and are each connected in parallel with the respective first FET, and wherein a capacitance of the respective decoupling capacitor in each cell is larger than intrinsic and extrinsic capacitances of the respective active inductor, and wherein each respective selectable resistor comprises a respective switch in series with a respective resistor, wherein each respective switch is opened or closed to control peaking of the peaking inductor array in two dimensions.
Circuits · CPC title
Neutralising, balancing, or compensation arrangements · CPC title
Shaping networks in transmitter or receiver, e.g. adaptive shaping networks · CPC title
Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving · CPC title
Modifications of amplifiers to extend the bandwidth · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.