Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same

US10037956B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10037956-B2
Application numberUS-201514596851-A
CountryUS
Kind codeB2
Filing dateJan 14, 2015
Priority dateSep 21, 2001
Publication dateJul 31, 2018
Grant dateJul 31, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention relates to a ball-limiting metallurgy stack for an electrical device that contains at least one copper layer disposed upon a Ti adhesion metal layer. The ball-limiting metallurgy stack resists Sn migration toward the upper metallization of the device.

First claim

Opening claim text (preview).

What is claimed is: 1. A process of forming an integrated circuit device comprising: forming a metal pad over a substrate; forming a metal adhesion first layer above and on the metal pad, the metal first layer comprising TiW and having a thickness up to 4,000 Ångstrom (Å); forming a metal second layer above and on the metal adhesion first layer; forming a metal stud third layer above and on the metal second layer; forming a solder bump above and on the metal third layer, wherein the forming the metal second layer and the forming the metal third layer comprises sputtering a copper metal second layer over the metal adhesion first layer under conditions to impart a compressive stress therein; and plating a copper stud through a mask that is disposed over the metal second layer. 2. The process of claim 1 , wherein the metal second layer comprises copper. 3. The process of claim 1 , further comprising forming an intermetallic layer between the metal stud and the solder bump, wherein the intermetallic layer includes tin. 4. The process of claim 1 , wherein forming the metal adhesion first layer includes forming a metal adhesion first layer including a metal chosen from a group consisting of Ti, W, and Cr. 5. The process of claim 1 , wherein forming the metal adhesion first layer includes forming a metal adhesion first layer to a thickness between about 500 Ångstrom (Å) and 4000 Ångstrom (Å). 6. The process of claim 1 , wherein forming the metal stud includes forming a metal stud to a thickness between 5 micrometer (μm) and 15 μm. 7. The process of claim 1 , wherein forming the metal stud includes forming a metal stud to a thickness of about 10 μm.

Assignees

Inventors

Classifications

  • relative to the surface, e.g. recessed, protruding · CPC title

  • by etching · CPC title

  • by reflowing · CPC title

  • by using masks · CPC title

  • using temporary auxiliary members, e.g. using sacrificial coatings or handle substrates · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10037956B2 cover?
The invention relates to a ball-limiting metallurgy stack for an electrical device that contains at least one copper layer disposed upon a Ti adhesion metal layer. The ball-limiting metallurgy stack resists Sn migration toward the upper metallization of the device.
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H10W90/701. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 31 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).