Semiconductor device with a semiconductor via and laterally connected electrode

US10032878B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10032878-B2
Application numberUS-201113241771-A
CountryUS
Kind codeB2
Filing dateSep 23, 2011
Priority dateSep 23, 2011
Publication dateJul 24, 2018
Grant dateJul 24, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A semiconductor device includes a semiconductor body having a first surface and a second surface, at least one electrode arranged in at least one trench extending from the first surface into the semiconductor body, and a semiconductor via extending in a vertical direction of the semiconductor body within the semiconductor body to the second surface. The semiconductor via is electrically insulated from the semiconductor body by a via insulation layer. The at least one electrode extends in a first lateral direction of the semiconductor body through the via insulation layer and is electrically connected to the semiconductor via.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor transistor device, comprising: a semiconductor body having a first surface and a second surface; at least one gate electrode arranged in at least one trench extending from the first surface into the semiconductor body; a semiconductor via extending in a vertical direction of the semiconductor body within the semiconductor body to the second surface, the semiconductor via being electrically insulated from the semiconductor body by a via insulation layer wherein the via insulation layer is perpendicular to the first surface; and wherein the at least one gate electrode extends in the semiconductor body in a first lateral direction of the semiconductor body toward the semiconductor via and through the via insulation layer into the semiconductor via, wherein the semiconductor via comprises the same crystalline structure and semiconductor material as the surrounding semiconductor body, wherein the at least one gate electrode comprises a material different from the semiconductor via material, or the at least one gate electrode comprises a crystalline structure different from the semiconductor via crystalline structure, wherein the semiconductor transistor device further comprises: a source region, a body region, a drift region and a drain region, the body region being arranged between the source region and the drift region and the drift region being arranged between the body region and the drain region, wherein the source region, the body region, the drift region, and the drain region are arranged in the semiconductor body, wherein the source region and the drain region are spaced apart in the vertical direction of the semiconductor body; a source electrode arranged on the first surface and electrically connected to the source region; a drain electrode arranged on the second surface and electrically connected to the drain region; and a gate dielectric dielectrically insulating the at least one gate electrode from the source region and the body region. 2. The semiconductor transistor device of claim 1 , wherein the drift region and the drain region have the same doping type. 3. The semiconductor transistor device of claim 1 , wherein the drift region and the drain region have complementary doping types. 4. The semiconductor transistor device of claim 1 , further comprising: a field electrode arranged in the at least one trench below the at least one gate electrode with respect to the first surface and dielectrically insulated from the at least one gate electrode; and a field electrode dielectric dielectrically insulating the field electrode from the semiconductor body. 5. The semiconductor transistor device of claim 4 , wherein the field electrode in the first lateral direction is arranged distant to the via insulation layer. 6. The semiconductor transistor device of claim 1 , wherein the semiconductor via further comprises a contact region electrically contacted by the at least one gate electrode, the contact region having a higher doping concentration than regions of the semiconductor via adjoining the contact region. 7. The semiconductor transistor device of claim 1 , further comprising a plurality of transistor cells, each cell comprising a source zone, a body zone and a gate electrode. 8. The semiconductor transistor device according to claim 1 , wherein the at least one gate electrode is electrically connected to a sensor integrated in the semiconductor body in a region of the first surface. 9. The semiconductor transistor device of claim 8 , wherein the sensor is one of a temperature sensor or a current sensor. 10. The semiconductor transistor device of claim 1 , further comprising at least two gate electrodes and at least two semiconductor vias, each of the gate electrodes being connected to one of the semiconductor vias. 11. The semiconductor transistor device of claim 1 , wherein the source electrode includes an electrode section extending through the source region and into the body region. 12. A semiconductor transistor device, comprising: a semiconductor body having a first surface and a second surface; at least one gate electrode arranged in at least one trench extending from the first surface into the semiconductor body; a semiconductor via extending in a vertical direction of the semiconductor body within the semiconductor body to the second surface, the semiconductor via being electrically insulated from the semiconductor body by a via insulation layer wherein the via insulation layer is perpendicular to the first surface; and wherein the at least one gate electrode extends in the semiconductor body in a first lateral direction of the semiconductor body toward the semiconductor via and through the via insulation layer into the semiconductor via, wherein the semiconductor via comprises the same crystalline structure and semiconductor material as the surrounding semiconductor body, wherein the at least one gate electrode comprises a material different from the semiconductor via material, or the at least one gate electrode comprises a crystalline structure different from the semiconductor via crystalline structure, wherein the semiconductor body includes a semiconductor substrate and an epitaxial layer formed on the semiconductor substrate, wherein the semiconductor transistor device further comprises: a source region, a body region, a drift region and a drain region, the body region being arranged between the source region and the drift region and the drift region being arranged between the body region and the drain region, wherein the source region, the body region, the drift region, and the drain region are arranged in the semiconductor body, wherein the source region and the drain region are spaced apart in the vertical direction of the semiconductor body; a source electrode arranged on the first surface and electrically connected to the source region; a drain electrode arranged on the second surface and electrically connected to the drain region; and a gate dielectric dielectrically insulating the at least one gate electrode from the source region and the body region.

Assignees

Inventors

Classifications

  • Top-view shapes · CPC title

  • the interconnections being through-semiconductor vias · CPC title

  • of interconnections within wafers or substrates · CPC title

  • Interconnections within wafers or substrates, e.g. through-silicon vias [TSV] · CPC title

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10032878B2 cover?
A semiconductor device includes a semiconductor body having a first surface and a second surface, at least one electrode arranged in at least one trench extending from the first surface into the semiconductor body, and a semiconductor via extending in a vertical direction of the semiconductor body within the semiconductor body to the second surface. The semiconductor via is electrically insulat…
Who is the assignee on this patent?
Meiser Andreas Peter, Zundel Markus, Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H01L29/4238. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 24 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).