Common mode noise restrainer applicable to ethernet

US10026544B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10026544-B2
Application numberUS-201615244900-A
CountryUS
Kind codeB2
Filing dateAug 23, 2016
Priority dateSep 2, 2015
Publication dateJul 17, 2018
Grant dateJul 17, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present invention discloses a common mode noise restrainer applicable to Ethernet, comprising: a circuit side configured to connect with an integrated circuit; a cable side configured to connect with a cable; a plurality of transformers set between the circuit side and the cable side; and a plurality of common mode chokes composed of a first part of the common mode chokes and a second part of the common mode chokes in which the first part of the common mode chokes is set between the circuit side and the plurality of transformers and the second part of the common mode chokes is set between the cable side and the plurality of transformers while the one or more transformer(s) connected with the first part of the common mode chokes are not identical to the one or more transformer(s) connected with the second part of the common mode chokes.

First claim

Opening claim text (preview).

What is claimed is: 1. A common mode noise restrainer applicable to Ethernet, comprising: a circuit side configured to connect with an integrated circuit; a cable side configured to connect with a cable; a plurality of transformers set between the circuit side and the cable side; and a plurality of common mode chokes composed of a first part of the common mode chokes and a second part of the common mode chokes, in which the first part of the common mode chokes is set between the circuit side and the plurality of transformers and the second part of the common mode chokes is set between the cable side and the plurality of transformers while one or more first transformer(s) of the plurality of transformers that is/are connected with the first part of the common mode chokes is/are not identical to one or more second transformer(s) of the plurality of transformers that is/are connected with the second part of the common mode chokes, wherein the first part of the common mode chokes includes at least one of the common mode chokes and the second part of the common mode chokes includes at least one of the common mode chokes. 2. The common mode noise restrainer of claim 1 , wherein the circuit side are coupled with the cable side through four pairs of wires, the first part of the common mode chokes is coupled with X pair(s) among the four pairs of wires, the second part of the common mode chokes is coupled with at least one pair of wires among the four pairs of wires excluding the X pair(s) of wires, and X is a positive integer. 3. The common mode noise restrainer of claim 2 , wherein the first part of the common mode chokes is coupled with two pairs of wires among the four pairs of wires and the second part of the common mode chokes is coupled with the rest two pairs of wires among the four pairs of wires. 4. The common mode noise restrainer of claim 3 , wherein the four pairs of wires are composed of a first pair of wires, a second pair of wires, a third pair of wires and a fourth pair of wires, the second and third pairs of wires are set between the first and fourth pairs of wires, the first part of the common mode chokes is coupled with the first and fourth pairs of wires and set between the circuit side and the plurality of transformers, and the second part of the common mode chokes is coupled with the second and third pairs of wires and set between the cable side and the plurality of transformers. 5. The common mode noise restrainer of claim 1 , wherein the number of chokes of the first part of the common mode chokes is the same as the number of chokes of the second part of the common mode chokes. 6. The common mode noise restrainer of claim 1 , wherein the number of chokes of the first part of the common mode chokes is different from the number of chokes of the second part of the common mode chokes. 7. A common mode noise restrainer applicable to Ethernet, comprising: a circuit side configured to connect with an integrated circuit; a cable side configured to connect with a cable, in which the cable side is coupled with the circuit side through four pairs of wires composed of a first pair of wires, a second pair of wires, a third pair of wires and a fourth pair of wires while the second and third pairs of wires are set between the first and fourth pairs of wires; a plurality of transformers set between the circuit side and the cable side; and a plurality of cable-side common mode chokes set between the cable side and the plurality of transformers and coupled with at least the second and third pairs of wires among the four pairs of wires, wherein N circuit-side common mode choke(s) is/are set between the circuit side and the plurality of transformers while N is an integer not less than zero; if N is zero, at least one pair of wires among the four pairs of wires is coupled with none of the cable-side common mode chokes; and if N is greater than zero, one or more cable-side transformer(s) of the plurality of transformers that is/are coupled with the cable-side common mode chokes is/are not identical to one or more circuit-side transformer(s) of the plurality of transformers that is/are coupled with the circuit-side common mode choke(s) or at least one pair of wires among the four pairs of wires is coupled with none of the cable-side and circuit-side common mode chokes. 8. The common mode noise restrainer of claim 7 , wherein the N circuit-side common mode choke(s) is/are coupled with at least the first and fourth pairs of wires among the four pairs of wires. 9. The common mode noise restrainer of claim 7 , wherein the number of the cable-side common mode chokes is different from the number of the circuit-side common mode choke(s). 10. The common mode noise restrainer of claim 7 , wherein the number of the cable-side common mode chokes is the same as the number of the circuit-side common mode choke(s). 11. The common mode noise restrainer of claim 7 , wherein the number of the N circuit-side common mode choke(s) is different from the number of the cable-side common mode chokes. 12. The common mode noise restrainer of claim 7 , wherein the number of the N circuit-side common mode chokes is the same as the number of the cable-side common mode chokes. 13. A common mode noise restrainer applicable to Ethernet, comprising: a circuit side configured to connect with an integrated circuit; a cable side configured to connect with a cable, in which the cable side is coupled with the circuit side through four pairs of wires composed of a first pair of wires, a second pair of wires, a third pair of wires and a fourth pair of wires while the second and third pairs of wires are set between the first and fourth pairs of wires; a plurality of transformers set between the circuit side and the cable side; and a plurality of circuit-side common mode chokes set between the circuit side and the plurality of transformers and coupled with at least the second and third pairs of wires among the four pairs of wires, wherein M cable-side common mode choke(s) is/are set between the cable side and the plurality of transformers while M is an integer not less than zero; if M is zero, at least one pair of wires among the four pairs of wires is coupled with none of the circuit-side common mode chokes; and if M is greater than zero, one or more circuit-side transformer(s) of the plurality of transformers that is/are coupled with the circuit-side common mode chokes is/are not identical to one or more cable-side transformer(s) of the plurality of transformers that is/are coupled with the cable-side common mode choke(s) or at least one pair of wires among the four pairs of wires is coupled with none of the circuit-side and cable-side common mode chokes. 14. The common mode noise restrainer of claim 13 , wherein the M cable-side common mode choke(s) is/are coupled with at least the first and fourth pairs of wires among the four pairs of wires. 15. The common mode noise restrainer of claim 13 , wherein the number of the circuit-side common mode chokes is different from the number of the M cable-side common mode choke(s). 16. The common mode noise restrainer of claim 13 , wherein the number of the circuit-side common mode chokes is the same as the number of the M cable-side common mode chokes.

Assignees

Inventors

Classifications

  • H01F27/29Primary

    Terminals; Tapping arrangements {for signal inductances} · CPC title

  • H01F38/16Primary

    Cascade transformers, e.g. for use with extra high tension · CPC title

  • Common-mode filters (H02J3/01 and H02M1/126 takes precedence) · CPC title

  • Arrangements for noise damping · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10026544B2 cover?
The present invention discloses a common mode noise restrainer applicable to Ethernet, comprising: a circuit side configured to connect with an integrated circuit; a cable side configured to connect with a cable; a plurality of transformers set between the circuit side and the cable side; and a plurality of common mode chokes composed of a first part of the common mode chokes and a second part …
Who is the assignee on this patent?
Realtek Semiconductor Corp
What technology area does this patent fall under?
Primary CPC classification H01F27/29. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 17 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).