Testing device

US10024902B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10024902-B2
Application numberUS-201615074070-A
CountryUS
Kind codeB2
Filing dateMar 18, 2016
Priority dateMar 18, 2015
Publication dateJul 17, 2018
Grant dateJul 17, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A testing device including a housing having an indicator, a first test probe configured to be inserted into an alternating-current (AC) receptacle, a second test probe configured to be inserted into a universal serial bus (USB) receptacle, a first test circuit located within the housing, and a second test circuit located within the housing. The first test circuit is coupled to the first test probe and is configured to receive an AC voltage from the AC receptacle, perform a first test on the AC voltage, and output a first signal to the indicator based on the first test. The second test circuit is electrically coupled to the second test probe and is configured to receive a USB voltage from the USB receptacle, perform a second test on the USB voltage, and output a second signal to the indicator base on the second test.

First claim

Opening claim text (preview).

What is claimed is: 1. A testing device comprising: a housing including an indicator, a main housing, and a probe housing, wherein the probe housing is rotatably coupled to the main housing; a first test probe coupled to the main housing, the first test probe configured to be inserted into an alternating-current receptacle; a second test probe coupled to the probe housing, the second test probe configured to be inserted into a universal serial bus receptacle; a first test circuit located at least partially within the main housing, the first test circuit electrically coupled to the first test probe and configured to receive, via the first test probe, an alternating-current voltage from the alternating-current receptacle, perform a first test on the alternating-current voltage, and output a first signal to the indicator based on the first test; and a second test circuit located at least partially within the probe housing, the second test circuit electrically coupled to the second test probe and configured to receive, via the second test probe, a universal serial bus voltage from the universal serial bus receptacle, perform a second test on the universal serial bus voltage, and output a second signal to the indicator base on the second test. 2. The testing device of claim 1 , wherein the first test includes at least one selected from the group consisting of an open ground fault test, an open hot fault test, an open neutral fault test, and a reversed wire fault test. 3. The testing device of claim 1 , wherein the second test includes determining that the universal serial bus voltage is within a range. 4. The testing device of claim 3 , wherein the range is approximately 4.75 volts to approximately 5.25 volts. 5. The testing device of claim 1 , wherein the first test circuit and the second test circuit are galvanically isolated. 6. The testing device of claim 1 , wherein at least one selected from the group consisting the first test probe and the second test probe are coupled to the probe housing. 7. The testing device of claim 1 , wherein probe housing includes the indicator. 8. The testing device of claim 1 , wherein the indicator includes a first light-emitting diode, a second light-emitting diode, a third light-emitting diode, and a fourth light-emitting diode. 9. The testing device of claim 8 , wherein the first light-emitting diode, the second light-emitting diode, and the third light-emitting diode correspond to the first signal, and the fourth light-emitting diode corresponds to the second signal. 10. A method of testing an alternating-current voltage and a universal serial bus voltage, the method comprising: providing a housing including an indicator, a main housing, and a probe housing, wherein the probe housing is rotatably coupled to the main housing; receiving, via a first input located at the main housing, the alternating-current voltage; receiving, via a second input located at the probe housing, the universal serial bus voltage; performing, via a first test circuit located at least partially in the main housing, a first test on the alternating-current voltage; performing, via a second test circuit located at least partially in the probe housing, a second test on the universal serial bus voltage; outputting, to an indicator, a first signal based on the first test; and outputting, to the indicator, a second signal based on the second test. 11. The method of claim 10 , wherein the step of performing the first test on the alternating-current voltage includes performing at least one selected from the group consisting of an open ground fault test, an open hot fault test, an open neutral fault test, and a reversed wire fault test. 12. The method of claim 10 , wherein the step of performing the second test on the universal serial bus voltage includes determining that the universal serial bus voltage is within a range. 13. The method of claim 12 , wherein the range is approximately 4.75 volts to approximately 5.25 volts. 14. The method of claim 10 , wherein the step of outputting the first signal includes activating an indicator. 15. The method of claim 10 , wherein the step of outputting the first signal includes activating an indicator. 16. The method of claim 10 , wherein the steps of performing the first test and performing the second test are performed via a controller. 17. The method of claim 10 , wherein the first test circuit and the second test circuit are galvanically isolated. 18. The testing device of claim 10 , wherein at least one selected from the group consisting the first test probe and the second test probe are coupled to the probe housing.

Assignees

Inventors

Classifications

  • Testing for short-circuits, leakage current or ground faults · CPC title

  • of low voltage devices, e.g. domestic or industrial devices, such as motor protections, relays, rotation switches · CPC title

  • of terminals at the end of a cable or a wire harness; of plugs; of sockets, e.g. wall sockets or power sockets in appliances · CPC title

  • to test buses, lines or interfaces, e.g. stuck-at or open line faults · CPC title

  • G01R31/025Primary

    Physics · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10024902B2 cover?
A testing device including a housing having an indicator, a first test probe configured to be inserted into an alternating-current (AC) receptacle, a second test probe configured to be inserted into a universal serial bus (USB) receptacle, a first test circuit located within the housing, and a second test circuit located within the housing. The first test circuit is coupled to the first test pr…
Who is the assignee on this patent?
Milwaukee Electric Tool Corp
What technology area does this patent fall under?
Primary CPC classification G01R31/3277. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 17 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).