Combined analog architecture and functionality in a mixed-signal array
US-9143134-B1 · Sep 22, 2015 · US
US10020810B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10020810-B2 |
| Application number | US-201514976580-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 21, 2015 |
| Priority date | Oct 26, 2000 |
| Publication date | Jul 10, 2018 |
| Grant date | Jul 10, 2018 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An example semiconductor chip includes analog circuits, digital circuits, and a digital input port. The digital input port is to receive an input signal. The analog circuit is to receive the input signal from the digital input port and produce a digital signal based on the input signal.
Opening claim text (preview).
What is claimed is: 1. A semiconductor chip comprising: analog circuits; digital circuits; and a digital input port configured to receive an input signal, wherein the analog circuit is configured to receive the input signal from the digital input port and produce a digital signal based on the input signal. 2. The semiconductor chip of claim 1 , wherein the digital circuits are configured to receive the digital signal produced by the analog circuits. 3. The semiconductor chip of claim 1 , wherein the input signal comprises a series of pulses received from a device located external to the semiconductor chip. 4. The semiconductor chip of claim 1 , further comprising a memory element, the memory element to store configuration data, wherein after the digital circuits provide a first digital function, the digital circuits are changeable to provide a second digital function, based on the configuration data. 5. The semiconductor chip of claim 4 , wherein the memory element to store further configuration data, wherein a parameter of the first digital function is adjustable, based on the further configuration data.
Means for saving power · CPC title
Clock generators with changeable or programmable clock frequency · CPC title
Structural details of routing resources · CPC title
using elementary logic circuits as components · CPC title
using semiconductor devices (H03K19/173 takes precedence; wherein the semiconductor devices are only diode rectifiers H03K19/12) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.