Display device and manufacturing method thereof

US10007152B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10007152-B2
Application numberUS-201615189106-A
CountryUS
Kind codeB2
Filing dateJun 22, 2016
Priority dateOct 1, 2012
Publication dateJun 26, 2018
Grant dateJun 26, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In a display device having high reliability, even if being a narrow framing type, and a method for manufacturing thereof, having a display panel, being made up with a first substrate 101 and a second substrate 201 , which are adhered with using a seal 301 , a main SOC 302 is disposed like a wall, on a peripheral end portion of the first substrate 101 and the second substrate 201 , and the seal 301 is disposed inwardly of the main SOC 302 . Also, in a method for manufacturing thereof, the main SOC 302 is formed in a region including a cutting plane between the display panel regions neighboring with, and on the cutting plane is made the cutting thereof.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device, comprising: a display panel constructed by adhering a first substrate and a second substrate with seal, the display panel including a display region of the display panel, a peripheral region of the display panel, the peripheral region being disposed outside of the display region; a first alignment film of the first substrate contacted with the seal in the peripheral region; a second alignment film of the second substrate contacted with the seal in the peripheral region; a main spacer adjusting a gap in the display region; and a wall portion in the peripheral region; wherein the display panel has a front surface and a four sides, the first alignment film extends to an edge of at least one of the four sides and overlaps the wall portion in the edge of at least one of the four sides, wherein the first alignment film extends to edges of two opposite sides of the four sides, wherein the display panel has a driver circuit disposed in the peripheral region and on one side of two sides other than the two opposite sides where the first alignment film extends to, and the first alignment film extends to another side of the two sides other than the two opposite sides, and wherein the first alignment film does not extend to a region where the driver circuit is disposed. 2. The display device according to claim 1 , wherein a cutting plane of the display panel includes a first cutting plane of the wall portion, a second cutting plane of the first substrate and a third cutting plane of the second substrate, and the first cutting plane, the second cutting plane, and third cutting plane coincide with each other in a plane view. 3. The display device according to claim 2 , wherein the wall portion and the main spacer disposed in the display region are at the same height. 4. The display device according to claim 1 , wherein the wall portion and the main spacer are formed on the second substrate side, and the wall portion and the first alignment film are in contact with each other. 5. The display device according to claim 4 , wherein the second alignment film extends to an edge of at least one of the four sides. 6. The display device according to claim 5 , wherein the second alignment film extends to edges of two opposite sides of the four sides. 7. The display device according to claim 6 , wherein the display panel has a driver circuit disposed in the peripheral region and on one side of two sides other than the two opposite sides where the second alignment film extends to, and the second alignment film extends to another side of the two sides other than the two opposite sides. 8. The display device according to claim 7 , wherein the second substrate does not overlap with the driver circuit and the second alignment film does not extend to a region where the driver circuit is disposed. 9. The display device according to claim 4 , wherein the second alignment film is formed over the entire second substrate. 10. The display device according to claim 1 , wherein a sub-spacer is disposed in the peripheral region of the display panel and the sub-spacer is lower than the main spacer in height.

Assignees

Inventors

Classifications

  • Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers · CPC title

  • Filling or closing of cells · CPC title

  • Circuit arrangements or driving methods for the control of single liquid crystal cells (G02F1/132, G02F1/133382 take precedence) · CPC title

  • G02F1/1339Primary

    Gaskets; Spacers; Sealing of cells · CPC title

  • Protective arrangements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10007152B2 cover?
In a display device having high reliability, even if being a narrow framing type, and a method for manufacturing thereof, having a display panel, being made up with a first substrate 101 and a second substrate 201 , which are adhered with using a seal 301 , a main SOC 302 is disposed like a wall, on a peripheral end portion of the first substrate 101 and the second substrate 201 , and …
Who is the assignee on this patent?
Japan Display Inc
What technology area does this patent fall under?
Primary CPC classification G02F1/1339. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 26 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).