Electronic comparison circuit to identify at least three conditions of an input signal

US10006970B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10006970-B2
Application numberUS-201514661042-A
CountryUS
Kind codeB2
Filing dateMar 18, 2015
Priority dateMar 18, 2014
Publication dateJun 26, 2018
Grant dateJun 26, 2018

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic comparison circuit can identify at least three conditions of an input signal received by the electronic comparison circuit. A first one of the at least three conditions occurs when a value of the input signal is less than a first threshold value, a second one of the at least three conditions occurs when a value of the input signal is greater than the first threshold value and less than a second threshold value, and a third one of the at least three conditions occurs when a value of the input signal is greater than the second threshold value. A magnetic field sensor can use the electronic comparison circuit.

First claim

Opening claim text (preview).

What is claimed is: 1. A circuit comprising: a comparison circuit, the comparison circuit comprising: a comparator having first and second comparator inputs and a comparator output; a first switching circuit having a first terminal coupled to the first comparator input and a second terminal coupled to the second comparator input, and a second switching circuit having a first terminal coupled to the first comparator input and a second terminal coupled to the second comparator input, each switching circuit comprising two transistors and a current source output coupled between the two transistors; first and second logic gates coupled to the output of the comparator, each of the logic gates having a control terminal to be coupled to different control signal outputs of a logic circuit, wherein when the control signals of the logic circuit are modulated an output signal of the first logic gate and an output signal of the second logic gate together have one of first, second and third states corresponding to one of first, second and third conditions, respectively, of an input signal to the comparison circuit. 2. The circuit of claim 1 wherein said output signals are generated immediately upon power up of the comparison circuit. 3. The circuit of claim 1 , wherein the comparison circuit comprises one and only one comparator. 4. The circuit of claim 1 , wherein the first condition occurs whenever a value of the input signal is less than a first threshold value, the second condition occurs whenever the value of the input signal is greater than the first threshold value and less than a second threshold value, and the third condition occurs whenever the value of the input signal is greater than the second threshold value. 5. The circuit of claim 1 , further comprising at least one magnetic field sensing element responsive to a magnetic field to generate the input signal to the comparison circuit. 6. The circuit of claim 5 , wherein the least one magnetic field sensing element comprises a Hall element. 7. The circuit of claim 5 , wherein the least one magnetic field sensing element comprises a magnetoresistance element. 8. The circuit of claim 1 , further comprising a first resistor coupled between the first terminal of the first switching circuit and the first terminal of the second switching circuit, and a second resistor coupled between the second terminal of the first switching circuit and the second terminal of the second switching circuit. 9. The circuit of claim 1 , wherein binary states of output signals generated at the output terminals of the first and second logic gates are indicative of at least three conditions of the input signal. 10. The circuit of claim 9 , wherein a first one of the at least three conditions occurs when a value of the input signal is less than a first threshold value, a second one of the at least three conditions occurs when a value of the input signal is greater than the first threshold value and less than a second threshold value, and a third one of the at least three conditions occurs when a value of the input signal is greater than the second threshold value. 11. The circuit of claim 10 , wherein the first and second terminals conduct currents that are equal currents. 12. The circuit of claim 10 , wherein the first and second terminals conduct currents that are not equal currents. 13. The circuit of claim 10 , wherein the currents between the two transistors of the first and second switching circuits are equal currents. 14. The circuit of claim 10 , wherein the currents between the two transistors of the first and second switching circuits are not equal currents. 15. The circuit of claim 8 , further comprising: a third current generator coupled to the first end of the first resistor, wherein the third current generator is operable to generate a third current; and a fourth current generator coupled to the first end of the second resistor, wherein the fourth current generator is operable to generate a fourth current. 16. The circuit of claim 15 , wherein the currents between the resistors are equal currents. 17. The circuit of claim 15 , wherein the currents between the resistors are not equal to one another. 18. The circuit of claim 10 , wherein the control signals are synchronous with each other. 19. The circuit of claim 10 , wherein the input signal is a differential signal received at the first end of the first resistor and the first end of the second resistor. 20. The circuit of claim 10 , wherein the transistors are field effect transistors. 21. The circuit of claim 10 , wherein the first logic gate comprises a first flip-flop and the second logic gate comprises a second flip-flop. 22. The circuit of claim 10 , further comprising: at least one magnetic field sensing element configured to generate a magnetic field signal responsive to a magnetic field, wherein the input signal is representative of the magnetic field signal. 23. The circuit of claim 22 , wherein the at least one magnetic field sensing element comprises a magnetoresistance element. 24. An electronic comparison circuit, comprising: a comparator having an inverting terminal, a non-inverting terminal, and an output terminal; a first resistor having first and second ends, wherein the second end of the first resistor is coupled to the non-inverting terminal; a second resistor having first and second ends, wherein the second end of the second resistor is coupled to the inverting terminal, wherein at least one of the first end of the first resistor or the first end of the second resistor is coupled to receive an input signal; a first electronic switch having a first current conducting terminal, a second current conducting terminal, and a control terminal, wherein the first electronic switch is operable to pass a first current between the first and second current conducting terminals of the first electronic switch in response to a signal at the control terminal, wherein the second current conducting terminal of the first electronic switch is coupled to the first end of the first resistor; a second electronic switch having a first current conducting terminal, a second current conducting terminal, and a control terminal, wherein the second electronic switch is operable to pass the first current between the first and second current conducting terminals of the second electronic switch in response to a signal at the control terminal, wherein the second current conducting terminal of the second electronic switch is coupled to the first end of the second resistor; a third electronic switch having a first current conducting terminal, a second current conducting terminal, and a control terminal, wherein the third electronic switch is operable to pass a second current between the first and second current conducting terminals of the third electronic switch in response to a signal at the control terminal, wherein the second current conducting terminal of the third electronic switch is coupled to the second end of the second resistor; a fourth electronic switch having a first current conducting terminal, a second current conducting terminal, and a control terminal, wherein the fourth electronic switch is operable to pass the second current between the first and second current conducting terminals of the fourth electronic switch in response to a signal at the control terminal, wherein the second current conducting terminal of the fourth electronic switch is cou

Assignees

Inventors

Classifications

  • Electronic aspects, e.g. circuits for stimulation, evaluation, control; Treating the measured signals; calibration (G01R33/0017 takes precedence) · CPC title

  • Discriminating pulses (measuring characteristics of individual pulses G01R29/02; separation of synchronising signals in television systems H04N5/08) · CPC title

  • Magnetoresistive devices · CPC title

  • Hall effect devices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10006970B2 cover?
An electronic comparison circuit can identify at least three conditions of an input signal received by the electronic comparison circuit. A first one of the at least three conditions occurs when a value of the input signal is less than a first threshold value, a second one of the at least three conditions occurs when a value of the input signal is greater than the first threshold value and less…
Who is the assignee on this patent?
Allegro Microsystems Llc
What technology area does this patent fall under?
Primary CPC classification G01R33/0023. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 26 2018 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).