Managing reference count increments
US-2026099265-A1 · Apr 9, 2026 · US
This page is not indexed by search engines while we improve data quality.
Zalstein Dror patents
Zalstein Dror is listed as an inventor on 34 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Zalstein Dror |
| Total patents | 34 |
| First publication | Jan 23, 2020 |
| Latest publication | Apr 9, 2026 |
Notable patents
Publications ranked by popularity score, then publication date.
Techniques for log ordering to optimize write latency in systems assigning logical address ownership
US-12591367-B2 · Mar 31, 2026 · US
Destaging metadata changes using read locks
US-12517886-B2 · Jan 6, 2026 · US
Read I/O processing techniques using remote mapping resolution with logical address space slicing
US-12493563-B2 · Dec 9, 2025 · US
Managing changes to metadata in a data storage system
US-12430210-B2 · Sep 30, 2025 · US
Techniques for log ordering to optimize write latency in systems assigning logical address ownership
US-2025264993-A1 · Aug 21, 2025 · US
Mixed metadata update without transactional journal in storage system with metadata delta log and log structured metadata
US-2025265230-A1 · Aug 21, 2025 · US
Destaging metadata changes using read locks
US-2025231926-A1 · Jul 17, 2025 · US
Techniques using a variable size extension area with two phase destaging
US-12307115-B2 · May 20, 2025 · US
Double-mapping technique of i/o latency optimization
US-2025021229-A1 · Jan 16, 2025 · US
Recent patents
Latest publications not already listed above.
Double-mapping technique of I/O latency optimization
US-12197728-B1 · Jan 14, 2025 · US
Read i/o processing techniques using remote mapping resolution with logical address space slicing
US-2024403227-A1 · Dec 5, 2024 · US
Techniques for maintaining cache coherency
US-12141065-B2 · Nov 12, 2024 · US
Techniques using a variable size extension area with two phase destaging
US-2024370193-A1 · Nov 7, 2024 · US
Read i/o processing techniques using remote mapping resolution with logical address space slicing
US-2024330204-A1 · Oct 3, 2024 · US
Managing changes to metadata in a data storage system
US-2024320098-A1 · Sep 26, 2024 · US
Read I/O processing techniques using remote mapping resolution with logical address space slicing
US-12093187-B1 · Sep 17, 2024 · US
Techniques for maintaining cache coherency
US-2024296123-A1 · Sep 5, 2024 · US
Techniques for recording metadata changes
US-11921695-B2 · Mar 5, 2024 · US
System and method for non-disruptive upgrade for metadata log with minimal hiccup
US-11899630-B2 · Feb 13, 2024 · US
Techniques for efficient journal space handling and recovery processing with multiple logs
US-11886427-B1 · Jan 30, 2024 · US
Techniques for recording metadata changes
US-2023106982-A1 · Apr 6, 2023 · US
System and method for lockless destaging of metadata pages
US-11615028-B2 · Mar 28, 2023 · US
System and method for lockless reading of metadata pages
US-11599460-B2 · Mar 7, 2023 · US
System and Method for Lockless Destaging of Metadata Pages
US-2022342825-A1 · Oct 27, 2022 · US
System and Method for Non-Disruptive Upgrade for Metadata Log with Minimal Hiccup
US-2022342855-A1 · Oct 27, 2022 · US
System and Method for Lockless Reading of Metadata Pages
US-2022342816-A1 · Oct 27, 2022 · US
System and method for reducing reference count update contention in metadata blocks
US-11467963-B2 · Oct 11, 2022 · US
System and method for reducing reference count update contention in metadata blocks
US-2022114100-A1 · Apr 14, 2022 · US
Mapper tree with super leaf nodes
US-11068455-B2 · Jul 20, 2021 · US
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Dell Products Lp | 20 |
| Emc Ip Holding Co Llc | 13 |
| Dell Products L P | 1 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F3/067 | 14 |
| G06F12/0868 | 14 |
| G06F3/0659 | 10 |
| G06F2212/262 | 10 |
| G06F3/061 | 10 |