Compressed wallace trees in FMA circuits
US-12321714-B2 · Jun 3, 2025 · US
This page is not indexed by search engines while we improve data quality.
Varma Aditya patents
Varma Aditya is listed as an inventor on 7 patents in our database. Major assignees and classification codes are summarized below.
| Metric | Value |
|---|---|
| Inventor | Varma Aditya |
| Total patents | 7 |
| First publication | Jul 14, 2020 |
| Latest publication | Jun 3, 2025 |
Notable patents
Publications ranked by popularity score, then publication date.
Method and apparatus for efficient binary and ternary support in fused multiply-add (FMA) circuits
US-11836464-B2 · Dec 5, 2023 · US
Compressed wallace trees in fma circuits
US-2022365751-A1 · Nov 17, 2022 · US
Method and apparatus for efficient binary and ternary support in fused multiply-add (fma) circuits
US-2022342641-A1 · Oct 27, 2022 · US
Method and apparatus for efficient binary and ternary support in fused multiply-add (FMA) circuits
US-11366636-B2 · Jun 21, 2022 · US
Method and apparatus for efficient binary and ternary support in fused multiply-add (fma) circuits
US-2020334016-A1 · Oct 22, 2020 · US
Method and apparatus for efficient binary and ternary support in fused multiply-add (FMA) circuits
US-10713012-B2 · Jul 14, 2020 · US
Recent patents
Latest publications not already listed above.
No data yet.
Major assignees
Companies most often associated with this inventor's publications.
| Assignee | Patents |
|---|---|
| Intel Corp | 7 |
Top CPC classifications
Most common classification codes across this inventor's patents.
| CPC | Patents |
|---|---|
| G06F7/483 | 7 |
| G06F7/5443 | 7 |
| G06N3/045 | 5 |
| G06N3/0464 | 5 |
| G06N3/0495 | 5 |