Providing extended memory semantics with atomic memory operations
US-9513976-B2 · Dec 6, 2016 · US
This page is not indexed by search engines while we improve data quality.
Golliver Roger patents
Golliver Roger holds 4 patents in our database, with recent filings and technology areas summarized below.
| Metric | Value |
|---|---|
| Total patents | 4 |
| Recent patents | 0 |
| First publication | Mar 31, 2015 |
| Latest publication | Dec 6, 2016 |
Filing trend
Year-over-year patent counts for this assignee.
Recent patents
Latest publications where this party is an assignee.
Vector logical reduction operation implemented using swizzling on a semiconductor chip
US-9141386-B2 · Sep 22, 2015 · US
Functional unit for vector leading zeroes, vector trailing zeroes, vector operand 1s count and vector parity calculation
US-9092213-B2 · Jul 28, 2015 · US
Methods and apparatus to manage workload memory allocation
US-8996765-B2 · Mar 31, 2015 · US
Notable patents
Representative or frequently cited publications from precomputed assignee stats.
Providing extended memory semantics with atomic memory operations
US-9513976-B2 · Dec 6, 2016 · US
Vector logical reduction operation implemented using swizzling on a semiconductor chip
US-9141386-B2 · Sep 22, 2015 · US
Functional unit for vector leading zeroes, vector trailing zeroes, vector operand 1s count and vector parity calculation
US-9092213-B2 · Jul 28, 2015 · US
Methods and apparatus to manage workload memory allocation
US-8996765-B2 · Mar 31, 2015 · US
Technology areas
Mapped technology topics for this assignee.
| Technology | Patents |
|---|---|
| Physics | 4 |